Home
last modified time | relevance | path

Searched refs:link_m (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/gma500/
H A Dcdv_intel_dp.c945 uint32_t link_m; member
976 m_n->link_m = pixel_clock; in cdv_intel_dp_compute_m_n()
978 cdv_intel_reduce_ratio(&m_n->link_m, &m_n->link_n); in cdv_intel_dp_compute_m_n()
1029 REG_WRITE(PIPE_DP_LINK_M(pipe), m_n.link_m); in cdv_intel_dp_set_m_n()
/linux/drivers/gpu/drm/i915/display/
H A Dintel_display.c2544 compute_m_n(&m_n->link_m, &m_n->link_n, in intel_link_compute_m_n()
2586 intel_de_write(display, link_m_reg, m_n->link_m); in intel_set_m_n()
3347 m_n->link_m = intel_de_read(display, link_m_reg) & DATA_LINK_M_N_MASK; in intel_get_m_n()
4082 return DIV_ROUND_UP_ULL(mul_u32_u32(m_n->link_m, link_freq * 10), in intel_dotclock_calculate()
4845 m_n->link_m == m2_n2->link_m && in intel_compare_infoframe()
5139 current_config->name.link_m, \ in intel_pipe_config_compare()
5144 pipe_config->name.link_m, \ in intel_pipe_config_compare()
H A Dintel_display_types.h979 u32 link_m; member
/linux/drivers/gpu/drm/i915/gvt/
H A Dhandlers.c672 u32 dp_br, link_m, link_n, htotal, vtotal; in vgpu_update_refresh_rate() local
691 link_m = vgpu_vreg_t(vgpu, PIPE_LINK_M1(display, TRANSCODER_A)); in vgpu_update_refresh_rate()
704 pixel_clk = div_u64(mul_u32_u32(link_m, dp_br), link_n); in vgpu_update_refresh_rate()