Home
last modified time | relevance | path

Searched refs:ixSQ_WAVE_VALID_AND_IDLE (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h7406 #define ixSQ_WAVE_VALID_AND_IDLE … macro
H A Dgc_9_4_2_offset.h7644 #define ixSQ_WAVE_VALID_AND_IDLE … macro
H A Dgc_12_0_0_offset.h11005 #define ixSQ_WAVE_VALID_AND_IDLE … macro
H A Dgc_11_0_3_offset.h12053 #define ixSQ_WAVE_VALID_AND_IDLE … macro
H A Dgc_11_0_0_offset.h11646 #define ixSQ_WAVE_VALID_AND_IDLE … macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v12_1.c807 dst[(*no_fields)++] = wave_read_ind(adev, xcc_id, wave, ixSQ_WAVE_VALID_AND_IDLE); in gfx_v12_1_read_wave_data()
H A Dgfx_v12_0.c876 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_VALID_AND_IDLE); in gfx_v12_0_read_wave_data()