Home
last modified time | relevance | path

Searched refs:ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL (Results 1 – 17 of 17) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h7587 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_0_1_offset.h12386 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_1_0_offset.h13230 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_2_1_0_offset.h12990 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_2_0_offset.h13757 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_5_offset.h14310 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_5_1_offset.h233 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_5_0_offset.h254 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_4_offset.h301 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_2_offset.h14204 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_2_1_offset.h13711 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_6_offset.h14801 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_0_2_offset.h15389 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_4_1_0_offset.h15767 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_2_0_0_offset.h16654 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_0_0_offset.h17138 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h17043 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL macro