Home
last modified time | relevance | path

Searched refs:ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL (Results 1 – 17 of 17) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h7542 #define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_0_1_offset.h12341 #define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_1_0_offset.h13185 #define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_2_1_0_offset.h12945 #define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_2_0_offset.h13712 #define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_1_5_offset.h14265 #define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_5_1_offset.h188 #define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_5_0_offset.h209 #define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_1_4_offset.h256 #define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_1_2_offset.h14159 #define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_2_1_offset.h13666 #define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_1_6_offset.h14756 #define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_0_2_offset.h15344 #define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_4_1_0_offset.h15722 #define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_2_0_0_offset.h16609 #define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_0_0_offset.h17094 #define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h16998 #define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL … macro