Home
last modified time | relevance | path

Searched refs:ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL (Results 1 – 17 of 17) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h7533 #define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_0_1_offset.h12332 #define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_1_0_offset.h13176 #define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_2_1_0_offset.h12936 #define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_2_0_offset.h13703 #define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_5_offset.h14256 #define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_5_1_offset.h179 #define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_5_0_offset.h200 #define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_4_offset.h247 #define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_2_offset.h14150 #define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_2_1_offset.h13657 #define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_6_offset.h14747 #define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_0_2_offset.h15335 #define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_4_1_0_offset.h15713 #define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_2_0_0_offset.h16600 #define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_0_0_offset.h17085 #define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h16989 #define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL macro