Home
last modified time | relevance | path

Searched refs:ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT (Results 1 – 17 of 17) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h7525 #define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_0_1_offset.h12324 #define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_1_0_offset.h13168 #define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_2_1_0_offset.h12928 #define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_2_0_offset.h13695 #define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_1_5_offset.h14248 #define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_5_1_offset.h171 #define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_5_0_offset.h192 #define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_1_4_offset.h239 #define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_1_2_offset.h14142 #define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_2_1_offset.h13649 #define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_1_6_offset.h14739 #define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_0_2_offset.h15327 #define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_4_1_0_offset.h15705 #define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_2_0_0_offset.h16592 #define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_0_0_offset.h17077 #define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h16981 #define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT macro