Home
last modified time | relevance | path

Searched refs:ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT (Results 1 – 17 of 17) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h7651 #define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_0_1_offset.h12450 #define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_1_0_offset.h13294 #define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_2_1_0_offset.h13054 #define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_2_0_offset.h13821 #define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_1_5_offset.h14374 #define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_5_1_offset.h297 #define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_5_0_offset.h318 #define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_1_4_offset.h365 #define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_1_2_offset.h14268 #define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_2_1_offset.h13775 #define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_1_6_offset.h14865 #define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_0_2_offset.h15453 #define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_4_1_0_offset.h15831 #define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_2_0_0_offset.h16718 #define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT macro
H A Ddcn_3_0_0_offset.h17202 #define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h17107 #define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT macro