Home
last modified time | relevance | path

Searched refs:ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL (Results 1 – 17 of 17) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h7641 #define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_0_1_offset.h12440 #define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_1_0_offset.h13284 #define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_2_1_0_offset.h13044 #define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_2_0_offset.h13811 #define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_5_offset.h14364 #define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_5_1_offset.h287 #define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_5_0_offset.h308 #define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_4_offset.h355 #define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_2_offset.h14258 #define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_2_1_offset.h13765 #define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_6_offset.h14855 #define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_0_2_offset.h15443 #define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_4_1_0_offset.h15821 #define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_2_0_0_offset.h16708 #define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_0_0_offset.h17192 #define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h17097 #define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL macro