Home
last modified time | relevance | path

Searched refs:ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL (Results 1 – 17 of 17) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h7632 #define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_0_1_offset.h12431 #define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_1_0_offset.h13275 #define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_2_1_0_offset.h13035 #define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_2_0_offset.h13802 #define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_5_offset.h14355 #define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_5_1_offset.h278 #define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_5_0_offset.h299 #define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_4_offset.h346 #define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_2_offset.h14249 #define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_2_1_offset.h13756 #define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_6_offset.h14846 #define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_0_2_offset.h15434 #define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_4_1_0_offset.h15812 #define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_2_0_0_offset.h16699 #define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_0_0_offset.h17183 #define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h17088 #define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL macro