Home
last modified time | relevance | path

Searched refs:ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL (Results 1 – 17 of 17) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h7623 #define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_0_1_offset.h12422 #define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_1_0_offset.h13266 #define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_2_1_0_offset.h13026 #define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_2_0_offset.h13793 #define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_5_offset.h14346 #define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_5_1_offset.h269 #define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_5_0_offset.h290 #define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_4_offset.h337 #define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_2_offset.h14240 #define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_2_1_offset.h13747 #define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_1_6_offset.h14837 #define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_0_2_offset.h15425 #define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_4_1_0_offset.h15803 #define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_2_0_0_offset.h16690 #define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL macro
H A Ddcn_3_0_0_offset.h17174 #define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h17079 #define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL macro