Home
last modified time | relevance | path

Searched refs:ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 (Results 1 – 22 of 22) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h162 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 0x0004 macro
H A Ddce_8_0_d.h5395 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 0x4 macro
H A Ddce_10_0_d.h6629 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 0x4 macro
H A Ddce_11_0_d.h6791 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 0x4 macro
H A Ddce_11_2_d.h8136 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 0x4 macro
H A Ddce_12_0_offset.h18061 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h7388 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 macro
H A Ddcn_3_0_1_offset.h12187 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 macro
H A Ddcn_1_0_offset.h13031 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 macro
H A Ddcn_2_1_0_offset.h12791 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 macro
H A Ddcn_3_2_0_offset.h13558 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 macro
H A Ddcn_3_1_5_offset.h14111 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 macro
H A Ddcn_3_5_1_offset.h89 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 macro
H A Ddcn_3_5_0_offset.h110 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 macro
H A Ddcn_3_1_4_offset.h157 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 macro
H A Ddcn_3_1_2_offset.h14005 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 macro
H A Ddcn_3_2_1_offset.h13512 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 macro
H A Ddcn_3_1_6_offset.h14602 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 macro
H A Ddcn_3_0_2_offset.h15190 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 macro
H A Ddcn_4_1_0_offset.h15568 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 macro
H A Ddcn_2_0_0_offset.h16455 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 macro
H A Ddcn_3_0_0_offset.h16940 #define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1 macro