Home
last modified time | relevance | path

Searched refs:ixAZALIA_CRC1_CHANNEL6 (Results 1 – 21 of 21) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_8_0_d.h5469 #define ixAZALIA_CRC1_CHANNEL6 0x6 macro
H A Ddce_10_0_d.h6740 #define ixAZALIA_CRC1_CHANNEL6 0x6 macro
H A Ddce_11_0_d.h6902 #define ixAZALIA_CRC1_CHANNEL6 0x6 macro
H A Ddce_11_2_d.h8247 #define ixAZALIA_CRC1_CHANNEL6 0x6 macro
H A Ddce_12_0_offset.h18126 #define ixAZALIA_CRC1_CHANNEL6 … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h7453 #define ixAZALIA_CRC1_CHANNEL6 … macro
H A Ddcn_3_0_1_offset.h12252 #define ixAZALIA_CRC1_CHANNEL6 … macro
H A Ddcn_1_0_offset.h13096 #define ixAZALIA_CRC1_CHANNEL6 … macro
H A Ddcn_2_1_0_offset.h12856 #define ixAZALIA_CRC1_CHANNEL6 … macro
H A Ddcn_3_2_0_offset.h13623 #define ixAZALIA_CRC1_CHANNEL6 … macro
H A Ddcn_3_1_5_offset.h14176 #define ixAZALIA_CRC1_CHANNEL6 … macro
H A Ddcn_3_5_1_offset.h154 #define ixAZALIA_CRC1_CHANNEL6 … macro
H A Ddcn_3_5_0_offset.h175 #define ixAZALIA_CRC1_CHANNEL6 … macro
H A Ddcn_3_1_4_offset.h222 #define ixAZALIA_CRC1_CHANNEL6 … macro
H A Ddcn_3_1_2_offset.h14070 #define ixAZALIA_CRC1_CHANNEL6 … macro
H A Ddcn_3_2_1_offset.h13577 #define ixAZALIA_CRC1_CHANNEL6 … macro
H A Ddcn_3_1_6_offset.h14667 #define ixAZALIA_CRC1_CHANNEL6 … macro
H A Ddcn_3_0_2_offset.h15255 #define ixAZALIA_CRC1_CHANNEL6 … macro
H A Ddcn_4_1_0_offset.h15633 #define ixAZALIA_CRC1_CHANNEL6 … macro
H A Ddcn_2_0_0_offset.h16520 #define ixAZALIA_CRC1_CHANNEL6 … macro
H A Ddcn_3_0_0_offset.h17005 #define ixAZALIA_CRC1_CHANNEL6 … macro