Home
last modified time | relevance | path

Searched refs:ixAZALIA_CRC0_CHANNEL6 (Results 1 – 21 of 21) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_8_0_d.h5456 #define ixAZALIA_CRC0_CHANNEL6 0x6 macro
H A Ddce_10_0_d.h6727 #define ixAZALIA_CRC0_CHANNEL6 0x6 macro
H A Ddce_11_0_d.h6889 #define ixAZALIA_CRC0_CHANNEL6 0x6 macro
H A Ddce_11_2_d.h8234 #define ixAZALIA_CRC0_CHANNEL6 0x6 macro
H A Ddce_12_0_offset.h18114 #define ixAZALIA_CRC0_CHANNEL6 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h7441 #define ixAZALIA_CRC0_CHANNEL6 macro
H A Ddcn_3_0_1_offset.h12240 #define ixAZALIA_CRC0_CHANNEL6 macro
H A Ddcn_1_0_offset.h13084 #define ixAZALIA_CRC0_CHANNEL6 macro
H A Ddcn_2_1_0_offset.h12844 #define ixAZALIA_CRC0_CHANNEL6 macro
H A Ddcn_3_2_0_offset.h13611 #define ixAZALIA_CRC0_CHANNEL6 macro
H A Ddcn_3_1_5_offset.h14164 #define ixAZALIA_CRC0_CHANNEL6 macro
H A Ddcn_3_5_1_offset.h142 #define ixAZALIA_CRC0_CHANNEL6 macro
H A Ddcn_3_5_0_offset.h163 #define ixAZALIA_CRC0_CHANNEL6 macro
H A Ddcn_3_1_4_offset.h210 #define ixAZALIA_CRC0_CHANNEL6 macro
H A Ddcn_3_1_2_offset.h14058 #define ixAZALIA_CRC0_CHANNEL6 macro
H A Ddcn_3_2_1_offset.h13565 #define ixAZALIA_CRC0_CHANNEL6 macro
H A Ddcn_3_1_6_offset.h14655 #define ixAZALIA_CRC0_CHANNEL6 macro
H A Ddcn_3_0_2_offset.h15243 #define ixAZALIA_CRC0_CHANNEL6 macro
H A Ddcn_4_1_0_offset.h15621 #define ixAZALIA_CRC0_CHANNEL6 macro
H A Ddcn_2_0_0_offset.h16508 #define ixAZALIA_CRC0_CHANNEL6 macro
H A Ddcn_3_0_0_offset.h16993 #define ixAZALIA_CRC0_CHANNEL6 macro