Home
last modified time | relevance | path

Searched refs:ixAZALIA_CRC0_CHANNEL4 (Results 1 – 21 of 21) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_8_0_d.h5454 #define ixAZALIA_CRC0_CHANNEL4 0x4 macro
H A Ddce_10_0_d.h6725 #define ixAZALIA_CRC0_CHANNEL4 0x4 macro
H A Ddce_11_0_d.h6887 #define ixAZALIA_CRC0_CHANNEL4 0x4 macro
H A Ddce_11_2_d.h8232 #define ixAZALIA_CRC0_CHANNEL4 0x4 macro
H A Ddce_12_0_offset.h18112 #define ixAZALIA_CRC0_CHANNEL4 … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h7439 #define ixAZALIA_CRC0_CHANNEL4 … macro
H A Ddcn_3_0_1_offset.h12238 #define ixAZALIA_CRC0_CHANNEL4 … macro
H A Ddcn_1_0_offset.h13082 #define ixAZALIA_CRC0_CHANNEL4 … macro
H A Ddcn_2_1_0_offset.h12842 #define ixAZALIA_CRC0_CHANNEL4 … macro
H A Ddcn_3_2_0_offset.h13609 #define ixAZALIA_CRC0_CHANNEL4 … macro
H A Ddcn_3_1_5_offset.h14162 #define ixAZALIA_CRC0_CHANNEL4 … macro
H A Ddcn_3_5_1_offset.h140 #define ixAZALIA_CRC0_CHANNEL4 … macro
H A Ddcn_3_5_0_offset.h161 #define ixAZALIA_CRC0_CHANNEL4 … macro
H A Ddcn_3_1_4_offset.h208 #define ixAZALIA_CRC0_CHANNEL4 … macro
H A Ddcn_3_1_2_offset.h14056 #define ixAZALIA_CRC0_CHANNEL4 … macro
H A Ddcn_3_2_1_offset.h13563 #define ixAZALIA_CRC0_CHANNEL4 … macro
H A Ddcn_3_1_6_offset.h14653 #define ixAZALIA_CRC0_CHANNEL4 … macro
H A Ddcn_3_0_2_offset.h15241 #define ixAZALIA_CRC0_CHANNEL4 … macro
H A Ddcn_4_1_0_offset.h15619 #define ixAZALIA_CRC0_CHANNEL4 … macro
H A Ddcn_2_0_0_offset.h16506 #define ixAZALIA_CRC0_CHANNEL4 … macro
H A Ddcn_3_0_0_offset.h16991 #define ixAZALIA_CRC0_CHANNEL4 … macro