Home
last modified time | relevance | path

Searched refs:ixAZALIA_CRC0_CHANNEL2 (Results 1 – 21 of 21) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_8_0_d.h5452 #define ixAZALIA_CRC0_CHANNEL2 0x2 macro
H A Ddce_10_0_d.h6723 #define ixAZALIA_CRC0_CHANNEL2 0x2 macro
H A Ddce_11_0_d.h6885 #define ixAZALIA_CRC0_CHANNEL2 0x2 macro
H A Ddce_11_2_d.h8230 #define ixAZALIA_CRC0_CHANNEL2 0x2 macro
H A Ddce_12_0_offset.h18110 #define ixAZALIA_CRC0_CHANNEL2 … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h7437 #define ixAZALIA_CRC0_CHANNEL2 … macro
H A Ddcn_3_0_1_offset.h12236 #define ixAZALIA_CRC0_CHANNEL2 … macro
H A Ddcn_1_0_offset.h13080 #define ixAZALIA_CRC0_CHANNEL2 … macro
H A Ddcn_2_1_0_offset.h12840 #define ixAZALIA_CRC0_CHANNEL2 … macro
H A Ddcn_3_2_0_offset.h13607 #define ixAZALIA_CRC0_CHANNEL2 … macro
H A Ddcn_3_1_5_offset.h14160 #define ixAZALIA_CRC0_CHANNEL2 … macro
H A Ddcn_3_5_1_offset.h138 #define ixAZALIA_CRC0_CHANNEL2 … macro
H A Ddcn_3_5_0_offset.h159 #define ixAZALIA_CRC0_CHANNEL2 … macro
H A Ddcn_3_1_4_offset.h206 #define ixAZALIA_CRC0_CHANNEL2 … macro
H A Ddcn_3_1_2_offset.h14054 #define ixAZALIA_CRC0_CHANNEL2 … macro
H A Ddcn_3_2_1_offset.h13561 #define ixAZALIA_CRC0_CHANNEL2 … macro
H A Ddcn_3_1_6_offset.h14651 #define ixAZALIA_CRC0_CHANNEL2 … macro
H A Ddcn_3_0_2_offset.h15239 #define ixAZALIA_CRC0_CHANNEL2 … macro
H A Ddcn_4_1_0_offset.h15617 #define ixAZALIA_CRC0_CHANNEL2 … macro
H A Ddcn_2_0_0_offset.h16504 #define ixAZALIA_CRC0_CHANNEL2 … macro
H A Ddcn_3_0_0_offset.h16989 #define ixAZALIA_CRC0_CHANNEL2 … macro