Home
last modified time | relevance | path

Searched refs:ixAZALIA_CRC0_CHANNEL0 (Results 1 – 21 of 21) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_8_0_d.h5450 #define ixAZALIA_CRC0_CHANNEL0 0x0 macro
H A Ddce_10_0_d.h6721 #define ixAZALIA_CRC0_CHANNEL0 0x0 macro
H A Ddce_11_0_d.h6883 #define ixAZALIA_CRC0_CHANNEL0 0x0 macro
H A Ddce_11_2_d.h8228 #define ixAZALIA_CRC0_CHANNEL0 0x0 macro
H A Ddce_12_0_offset.h18108 #define ixAZALIA_CRC0_CHANNEL0 … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h7435 #define ixAZALIA_CRC0_CHANNEL0 … macro
H A Ddcn_3_0_1_offset.h12234 #define ixAZALIA_CRC0_CHANNEL0 … macro
H A Ddcn_1_0_offset.h13078 #define ixAZALIA_CRC0_CHANNEL0 … macro
H A Ddcn_2_1_0_offset.h12838 #define ixAZALIA_CRC0_CHANNEL0 … macro
H A Ddcn_3_2_0_offset.h13605 #define ixAZALIA_CRC0_CHANNEL0 … macro
H A Ddcn_3_1_5_offset.h14158 #define ixAZALIA_CRC0_CHANNEL0 … macro
H A Ddcn_3_5_1_offset.h136 #define ixAZALIA_CRC0_CHANNEL0 … macro
H A Ddcn_3_5_0_offset.h157 #define ixAZALIA_CRC0_CHANNEL0 … macro
H A Ddcn_3_1_4_offset.h204 #define ixAZALIA_CRC0_CHANNEL0 … macro
H A Ddcn_3_1_2_offset.h14052 #define ixAZALIA_CRC0_CHANNEL0 … macro
H A Ddcn_3_2_1_offset.h13559 #define ixAZALIA_CRC0_CHANNEL0 … macro
H A Ddcn_3_1_6_offset.h14649 #define ixAZALIA_CRC0_CHANNEL0 … macro
H A Ddcn_3_0_2_offset.h15237 #define ixAZALIA_CRC0_CHANNEL0 … macro
H A Ddcn_4_1_0_offset.h15615 #define ixAZALIA_CRC0_CHANNEL0 … macro
H A Ddcn_2_0_0_offset.h16502 #define ixAZALIA_CRC0_CHANNEL0 … macro
H A Ddcn_3_0_0_offset.h16987 #define ixAZALIA_CRC0_CHANNEL0 … macro