Home
last modified time | relevance | path

Searched refs:intel_dp_is_uhbr (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/i915/display/
H A Dintel_dp_link_training.c463 if (intel_dp_is_uhbr(crtc_state)) in intel_dp_get_lane_adjust_train()
502 if (intel_dp_is_uhbr(crtc_state)) { in intel_dp_get_adjust_train()
614 if (intel_dp_is_uhbr(crtc_state)) { in intel_dp_set_signal_levels()
704 if (intel_dp_is_uhbr(crtc_state)) { in intel_dp_link_max_vswing_reached()
832 if (intel_dp_is_uhbr(crtc_state)) { in intel_dp_adjust_request_changed()
876 intel_dp_is_uhbr(crtc_state)); in intel_dp_link_training_clock_recovery()
966 if (intel_dp_is_uhbr(crtc_state)) in intel_dp_training_pattern()
1028 intel_dp_is_uhbr(crtc_state)); in intel_dp_link_training_channel_equalization()
1135 if (intel_dp_is_uhbr(crtc_state) && in intel_dp_stop_link_train()
1615 if (intel_dp_is_uhbr(crtc_state)) in intel_dp_start_link_train()
[all …]
H A Dintel_dp_mst.c63 if (!intel_dp_is_uhbr(crtc_state) || DISPLAY_VER(i915) >= 20 || !dsc) in intel_dp_mst_max_dpt_bpp()
100 flags |= intel_dp_is_uhbr(crtc_state) ? DRM_DP_BW_OVERHEAD_UHBR : 0; in intel_dp_mst_bw_overhead()
198 crtc_state->fec_enable = !intel_dp_is_uhbr(crtc_state); in intel_dp_mst_find_vcpi_slots_for_bpp()
429 u8 link_coding_cap = intel_dp_is_uhbr(crtc_state) ? in intel_dp_mst_update_slots()
1244 if (crtc_state->fec_enable || intel_dp_is_uhbr(crtc_state)) in enable_bs_jitter_was()
1249 if (intel_dp_is_uhbr(crtc_state)) in enable_bs_jitter_was()
1254 if (crtc_state->fec_enable || intel_dp_is_uhbr(crtc_state)) in enable_bs_jitter_was()
1284 if (intel_dp_is_uhbr(pipe_config)) { in intel_mst_enable_dp()
H A Dintel_dp.h86 bool intel_dp_is_uhbr(const struct intel_crtc_state *crtc_state);
H A Dintel_ddi.c343 if (intel_dp_is_uhbr(crtc_state)) in intel_ddi_init_dp_buf_reg()
465 if (intel_dp_is_uhbr(crtc_state)) in intel_ddi_config_transcoder_dp2()
558 if (intel_dp_is_uhbr(crtc_state)) in intel_ddi_transcoder_func_reg_val_get()
1425 if (intel_dp_is_uhbr(crtc_state)) { in intel_ddi_dp_level()
2519 if (intel_dp_is_uhbr(crtc_state)) in mtl_port_buf_ctl_program()
H A Dintel_psr.c1618 if (intel_dp_is_uhbr(crtc_state)) { in _panel_replay_compute_config()
2551 hactive_limit = intel_dp_is_uhbr(crtc_state) ? 1230 : 546; in intel_psr_apply_pr_link_on_su_wa()
2553 hactive_limit = intel_dp_is_uhbr(crtc_state) ? 615 : 273; in intel_psr_apply_pr_link_on_su_wa()
H A Dintel_ddi_buf_trans.c1683 intel_dp_is_uhbr(crtc_state)) in dg2_get_snps_buf_trans()
H A Dintel_dp.c136 bool intel_dp_is_uhbr(const struct intel_crtc_state *crtc_state) in intel_dp_is_uhbr() function
2350 !intel_dp_is_uhbr(pipe_config)); in intel_dp_dsc_compute_config()
3012 intel_dp_is_uhbr(pipe_config); in intel_dp_audio_compute_config()