Home
last modified time | relevance | path

Searched refs:input_freq (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/media/dvb-frontends/
H A Dzl10353.c131 u16 *input_freq) in zl10353_calc_input_freq() argument
152 *input_freq = -value; in zl10353_calc_input_freq()
155 __func__, if2, ife, adc_clock, -(int)value, *input_freq); in zl10353_calc_input_freq()
170 u16 nominal_rate, input_freq; in zl10353_set_parameters() local
216 zl10353_calc_input_freq(fe, &input_freq); in zl10353_set_parameters()
217 zl10353_single_write(fe, INPUT_FREQ_1, msb(input_freq)); in zl10353_set_parameters()
218 zl10353_single_write(fe, INPUT_FREQ_0, lsb(input_freq)); in zl10353_set_parameters()
/linux/drivers/clk/tegra/
H A Dclk-tegra20.c577 unsigned long input_freq; in tegra20_clk_measure_input_freq() local
582 input_freq = 12000000; in tegra20_clk_measure_input_freq()
586 input_freq = 13000000; in tegra20_clk_measure_input_freq()
590 input_freq = 19200000; in tegra20_clk_measure_input_freq()
594 input_freq = 26000000; in tegra20_clk_measure_input_freq()
603 return input_freq; in tegra20_clk_measure_input_freq()
858 unsigned long input_freq; in tegra20_osc_clk_init() local
861 input_freq = tegra20_clk_measure_input_freq(); in tegra20_osc_clk_init()
865 input_freq); in tegra20_osc_clk_init()
H A Dclk-tegra30.c153 static unsigned long input_freq; variable
1336 ARRAY_SIZE(tegra30_input_freq), 1, &input_freq, in tegra30_clock_init()
/linux/sound/soc/codecs/
H A Dtscs42xx.c946 int input_freq;
953 .input_freq = f, \
1043 static const struct pll_ctl *get_pll_ctl(int input_freq)
1049 if (input_freq == pll_ctls[i].input_freq) { in get_pll_ctl()
1058 const int input_freq)
1064 pll_ctl = get_pll_ctl(input_freq); in set_pll_ctl_from_input_freq()
1068 input_freq, ret); in set_pll_ctl_from_input_freq()
948 int input_freq; global() member
1045 get_pll_ctl(int input_freq) get_pll_ctl() argument
1060 set_pll_ctl_from_input_freq(struct snd_soc_component * component,const int input_freq) set_pll_ctl_from_input_freq() argument
/linux/drivers/staging/sm750fb/
H A Dddk750_chip.h44 unsigned long input_freq; /* Input clock frequency to the PLL */ member
H A Dddk750_mode.c210 pll.input_freq = DEFAULT_INPUT_CLOCK; in ddk750_set_mode_timing()