Home
last modified time | relevance | path

Searched refs:in_be32 (Results 1 – 25 of 99) sorted by relevance

1234

/linux/drivers/edac/
H A Dmpc85xx_edac.c54 err_detect = in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR); in mpc85xx_pci_check()
66 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_ATTRIB)); in mpc85xx_pci_check()
68 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_ADDR)); in mpc85xx_pci_check()
70 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_EXT_ADDR)); in mpc85xx_pci_check()
72 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DL)); in mpc85xx_pci_check()
74 in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DH)); in mpc85xx_pci_check()
91 err_detect = in_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR); in mpc85xx_pcie_check()
92 err_cap_stat = in_be32(pdata->pci_vbase + MPC85XX_PCI_GAS_TIMR); in mpc85xx_pcie_check()
98 in_be32(pdata->pci_vbase + MPC85XX_PCIE_ERR_CAP_R0)); in mpc85xx_pcie_check()
100 in_be32(pdata->pci_vbase + MPC85XX_PCIE_ERR_CAP_R1)); in mpc85xx_pcie_check()
[all …]
/linux/arch/powerpc/platforms/cell/spufs/
H A Dhw_ops.c32 mbox_stat = in_be32(&prob->mb_stat_R); in spu_hw_mbox_read()
34 *data = in_be32(&prob->pu_mb_R); in spu_hw_mbox_read()
43 return in_be32(&ctx->spu->problem->mb_stat_R); in spu_hw_mbox_stat_read()
53 stat = in_be32(&spu->problem->mb_stat_R); in spu_hw_mbox_stat_poll()
90 if (in_be32(&prob->mb_stat_R) & 0xff0000) { in spu_hw_ibox_read()
110 if (in_be32(&prob->mb_stat_R) & 0x00ff00) { in spu_hw_wbox_write()
178 return in_be32(&ctx->spu->problem->spu_npc_RW); in spu_hw_npc_read()
188 return in_be32(&ctx->spu->problem->spu_status_R); in spu_hw_status_read()
203 return in_be32(&ctx->spu->problem->spu_runcntl_RW); in spu_hw_runcntl_read()
220 while (in_be32(&ctx->spu->problem->spu_status_R) & SPU_STATUS_RUNNING) in spu_hw_runcntl_stop()
[all …]
H A Dswitch.c94 return (in_be32(&prob->spu_status_R) & isolate_state) ? 1 : 0; in check_spu_isolate()
209 csa->prob.spu_runcntl_RW = in_be32(&prob->spu_runcntl_RW); in save_spu_runcntl()
227 if ((in_be32(&prob->spu_status_R) & SPU_STATUS_RUNNING) == 0) { in save_spu_status()
228 csa->prob.spu_status_R = in_be32(&prob->spu_status_R); in save_spu_status()
234 POLL_WHILE_TRUE(in_be32(&prob->spu_status_R) & in save_spu_status()
239 if ((in_be32(&prob->spu_status_R) & stopped) == 0) in save_spu_status()
242 csa->prob.spu_status_R = in_be32(&prob->spu_status_R); in save_spu_status()
374 csa->prob.dma_querymask_RW = in_be32(&prob->dma_querymask_RW); in save_ppu_querymask()
385 csa->prob.dma_querytype_RW = in_be32(&prob->dma_querytype_RW); in save_ppu_querytype()
398 csa->prob.dma_tagstatus_R = in_be32(&prob->dma_tagstatus_R); in save_ppu_tagstatus()
[all …]
/linux/arch/powerpc/platforms/83xx/
H A Dsuspend.c123 u32 reg_cfg1 = in_be32(&pmc_regs->config1); in mpc83xx_change_state()
145 u32 event = in_be32(&pmc_regs->event); in pmc_irq_handler()
168 saved_regs.sicrl = in_be32(&syscr_regs->sicrl); in mpc83xx_suspend_save_regs()
169 saved_regs.sicrh = in_be32(&syscr_regs->sicrh); in mpc83xx_suspend_save_regs()
170 saved_regs.sccr = in_be32(&clock_regs->sccr); in mpc83xx_suspend_save_regs()
186 in_be32(&pmc_regs->config1) | PMCCR1_PME_EN); in mpc83xx_suspend_enter()
207 in_be32(&pmc_regs->config1) | PMCCR1_POWER_OFF); in mpc83xx_suspend_enter()
215 in_be32(&pmc_regs->config1) & ~PMCCR1_POWER_OFF); in mpc83xx_suspend_enter()
230 in_be32(&pmc_regs->config1) & ~PMCCR1_PME_EN); in mpc83xx_suspend_enter()
310 ret = !(in_be32(&rcw_regs->rcwhr) & RCW_PCI_HOST); in mpc83xx_is_pci_agent()
H A Dusb_834x.c34 sccr = in_be32(immap + MPC83XX_SCCR_OFFS) & ~MPC83XX_SCCR_USB_MASK; in mpc834x_usb_cfg()
35 sicrl = in_be32(immap + MPC83XX_SICRL_OFFS) & ~MPC834X_SICRL_USB_MASK; in mpc834x_usb_cfg()
36 sicrh = in_be32(immap + MPC83XX_SICRH_OFFS) & ~MPC834X_SICRH_USB_UTMI; in mpc834x_usb_cfg()
/linux/arch/powerpc/sysdev/
H A Dfsl_rmu.c211 osr = in_be32(&rmu->msg_regs->osr); in fsl_rio_tx_handler()
226 u32 dqp = in_be32(&rmu->msg_regs->odqdpar); in fsl_rio_tx_handler()
256 isr = in_be32(&rmu->msg_regs->isr); in fsl_rio_rx_handler()
299 dsr = in_be32(&fsl_dbell->dbell_regs->dsr); in fsl_rio_dbell_handler()
316 (in_be32(&fsl_dbell->dbell_regs->dqdpar) & 0xfff); in fsl_rio_dbell_handler()
394 epwisr = in_be32(rio_regs_win + RIO_EPWISR); in fsl_rio_port_write_handler()
398 ipwmr = in_be32(&pw->pw_regs->pwmr); in fsl_rio_port_write_handler()
399 ipwsr = in_be32(&pw->pw_regs->pwsr); in fsl_rio_port_write_handler()
459 tmp = in_be32(rio_regs_win + RIO_LTLEDCSR); in fsl_rio_port_write_handler()
465 tmp = in_be32(rio_regs_win + RIO_LTLEDCSR); in fsl_rio_port_write_handler()
[all …]
H A Dfsl_rio.c111 reason = in_be32((u32 *)(rio_regs_win + RIO_LTLEDCSR)); in fsl_rio_mcheck_exception()
148 *data = in_be32(priv->regs_win + offset); in fsl_local_config_read()
331 riwar = in_be32(&priv->inb_atmu_regs[i].riwar); in fsl_map_inb_mem()
334 win_start = ((u64)(in_be32(&priv->inb_atmu_regs[i].riwbar) & RIWBAR_BADD_MASK)) in fsl_map_inb_mem()
343 riwar = in_be32(&priv->inb_atmu_regs[i].riwar); in fsl_map_inb_mem()
368 riwar = in_be32(&priv->inb_atmu_regs[i].riwar); in fsl_unmap_inb_mem()
372 riwtar = in_be32(&priv->inb_atmu_regs[i].riwtar); in fsl_unmap_inb_mem()
625 ccsr = in_be32(priv->regs_win + RIO_CCSR + i*0x20); in fsl_rio_setup()
628 if (in_be32((priv->regs_win + RIO_ESCSR + i*0x20)) & 1) { in fsl_rio_setup()
641 if (in_be32((priv->regs_win in fsl_rio_setup()
[all …]
H A Dfsl_rcpm.c229 !(in_be32(pmcsr_reg) & RCPM_POWMGTCSR_SLP), 10000, 10); in rcpm_v1_plat_enter_state()
260 !(in_be32(pmcsr_reg) & RCPM_POWMGTCSR_LPM20_ST), 10000, 10); in rcpm_v2_plat_enter_state()
289 mask = in_be32(tben_reg); in rcpm_common_freeze_time_base()
296 in_be32(tben_reg); in rcpm_common_freeze_time_base()
/linux/drivers/spi/
H A Dspi-mpc512x-psc.c94 sicr = in_be32(psc_addr(mps, sicr)); in mpc512x_psc_spi_activate_cs()
113 ccr = in_be32(psc_addr(mps, ccr)); in mpc512x_psc_spi_activate_cs()
167 fifosz = MPC512x_PSC_FIFO_SZ(in_be32(&fifo->txsz)); in mpc512x_psc_spi_transfer_rxtx()
169 fifosz = MPC512x_PSC_FIFO_SZ(in_be32(&fifo->rxsz)); in mpc512x_psc_spi_transfer_rxtx()
170 fifosz -= in_be32(&fifo->rxcnt) + 1; in mpc512x_psc_spi_transfer_rxtx()
210 fifosz = in_be32(&fifo->rxcnt); in mpc512x_psc_spi_transfer_rxtx()
263 rxcount = in_be32(&fifo->rxcnt); in mpc512x_psc_spi_transfer_rxtx()
275 while (in_be32(&fifo->rxcnt)) in mpc512x_psc_spi_transfer_rxtx()
416 ccr = in_be32(psc_addr(mps, ccr)); in mpc512x_psc_spi_port_config()
448 if (in_be32(&fifo->txisr) & in mpc512x_psc_spi_isr()
[all …]
/linux/drivers/net/ethernet/freescale/fs_enet/
H A Dmii-bitbang.c42 out_be32(p, in_be32(p) | m); in bb_set()
47 out_be32(p, in_be32(p) & ~m); in bb_clr()
52 return (in_be32(p) & m) != 0; in bb_read()
65 in_be32(bitbang->dir); in mdio_dir()
84 in_be32(bitbang->dat); in mdio()
97 in_be32(bitbang->dat); in mdc()
H A Dmii-fec.c57 BUG_ON((in_be32(&fecp->fec_r_cntrl) & FEC_RCNTRL_MII_MODE) == 0); in fs_enet_fec_mii_read()
63 if ((in_be32(&fecp->fec_ievent) & FEC_ENET_MII) != 0) in fs_enet_fec_mii_read()
68 ret = in_be32(&fecp->fec_mii_data) & 0xffff; in fs_enet_fec_mii_read()
81 BUG_ON((in_be32(&fecp->fec_r_cntrl) & FEC_RCNTRL_MII_MODE) == 0); in fs_enet_fec_mii_write()
87 if ((in_be32(&fecp->fec_ievent) & FEC_ENET_MII) != 0) in fs_enet_fec_mii_write()
/linux/arch/powerpc/platforms/52xx/
H A Dlite5200.c70 if (in_be32(&cdm->rstcfg) & 0x40) /* Assumes 33Mhz clock */ in lite5200_fix_clock_config()
103 port_config = in_be32(&gpio->port_config); in lite5200_fix_port_config()
114 in_be32(&gpio->port_config), port_config); in lite5200_fix_port_config()
135 out_be32(mbar + 0x1048, in_be32(mbar + 0x1048) & ~0x300); in lite5200_suspend_prepare()
H A Dmpc52xx_pic.c148 out_be32(addr, in_be32(addr) | (1 << bitno)); in io_be_setbit()
153 out_be32(addr, in_be32(addr) & ~(1 << bitno)); in io_be_clrbit()
195 ctrl_reg = in_be32(&intr->ctrl); in mpc52xx_extirq_set_type()
357 reg = in_be32(&intr->ctrl); in mpc52xx_irqhost_map()
430 intr_ctrl = in_be32(&intr->ctrl); in mpc52xx_init_irq()
493 status = in_be32(&intr->enc_status); in mpc52xx_get_irq()
508 status = in_be32(&sdma->IntPend); in mpc52xx_get_irq()
/linux/arch/powerpc/platforms/85xx/
H A Dp1022_ds.c149 u64 lawbar = in_be32(&law[i].lawbar); in lbc_br_to_phys()
150 u32 lawar = in_be32(&law[i].lawar); in lbc_br_to_phys()
234 br0 = in_be32(&lbc->bank[0].br); in p1022ds_set_monitor_port()
235 br1 = in_be32(&lbc->bank[1].br); in p1022ds_set_monitor_port()
236 or0 = in_be32(&lbc->bank[0].or); in p1022ds_set_monitor_port()
237 or1 = in_be32(&lbc->bank[1].or); in p1022ds_set_monitor_port()
290 if ((in_be32(&guts->pmuxcr) & PMUXCR_ELBCDIU_MASK) != in p1022ds_set_monitor_port()
322 in_be32(&guts->pmuxcr); in p1022ds_set_monitor_port()
/linux/drivers/mtd/nand/raw/
H A Dfsl_elbc_nand.c217 in_be32(&lbc->fmr), in_be32(&lbc->fir), in_be32(&lbc->fcr)); in fsl_elbc_run_command()
221 in_be32(&lbc->fbar), in_be32(&lbc->fpar), in fsl_elbc_run_command()
222 in_be32(&lbc->fbcr), priv->bank); in fsl_elbc_run_command()
234 elbc_fcm_ctrl->mdr = in_be32(&lbc->mdr); in fsl_elbc_run_command()
241 in_be32(&lbc->fir), in_be32(&lbc->fcr), in fsl_elbc_run_command()
252 uint32_t lteccr = in_be32(&lbc->lteccr); in fsl_elbc_run_command()
695 if (in_be32(&lbc->bank[priv->bank].or) & OR_FCM_PGS) in fsl_elbc_chip_init()
736 if ((in_be32(&lbc->bank[priv->bank].br) & BR_DECC) == in fsl_elbc_attach_chip()
769 br = in_be32(&lbc->bank[priv->bank].br) & ~BR_DECC; in fsl_elbc_attach_chip()
886 if ((in_be32(&lbc->bank[bank].br) & BR_V) && in fsl_elbc_nand_probe()
[all …]
/linux/arch/powerpc/sysdev/ge/
H A Dge_pic.c120 mask = in_be32(gef_pic_irq_reg_base + GEF_PIC_INTR_MASK(0)); in gef_pic_mask()
141 mask = in_be32(gef_pic_irq_reg_base + GEF_PIC_INTR_MASK(0)); in gef_pic_unmask()
237 cause = in_be32(gef_pic_irq_reg_base + GEF_PIC_INTR_STATUS); in gef_pic_get_irq()
239 mask = in_be32(gef_pic_irq_reg_base + GEF_PIC_INTR_MASK(0)); in gef_pic_get_irq()
/linux/drivers/net/ethernet/ibm/emac/
H A Dzmii.c141 out_be32(&p->fer, in_be32(&p->fer) | zmii_mode_mask(dev->mode, input)); in zmii_attach()
158 fer = in_be32(&dev->base->fer) & ~ZMII_FER_MDI_ALL; in zmii_get_mdio()
178 ssr = in_be32(&dev->base->ssr); in zmii_set_speed()
204 in_be32(&dev->base->fer) & ~zmii_mode_mask(dev->mode, input)); in zmii_detach()
256 dev->fer_save = in_be32(&dev->base->fer); in zmii_probe()
/linux/arch/powerpc/boot/
H A Dcpm-serial.c101 while (in_be32(cpcr) & 0x10000) in cpm2_cmd()
106 while (in_be32(cpcr) & 0x10000) in cpm2_cmd()
119 out_be32(&scc->gsmrl, in_be32(&scc->gsmrl) & ~0x30); in scc_disable_port()
130 out_be32(&scc->gsmrl, in_be32(&scc->gsmrl) | 0x30); in scc_enable_port()
/linux/drivers/watchdog/
H A Dmpc8xxx_wdt.c85 u32 tmp = in_be32(&ddata->base->swcrr); in mpc8xxx_wdt_start()
96 tmp = in_be32(&ddata->base->swcrr); in mpc8xxx_wdt_start()
154 enabled = in_be32(&ddata->base->swcrr) & SWCRR_SWEN; in mpc8xxx_wdt_probe()
168 status = in_be32(rsr) & wdt_type->rsr_mask; in mpc8xxx_wdt_probe()
/linux/arch/powerpc/platforms/44x/
H A Dwarp.c71 post1 = in_be32(fpga + 0x40); in warp_post_info()
72 post2 = in_be32(fpga + 0x44); in warp_post_info()
130 unsigned reset = in_be32(dtm_fpga + 0x14); in temp_isr()
248 u32 fan = in_be32(fpga + 0x34) & (1 << 14); in pika_dtm_check_fan()
/linux/drivers/char/xilinx_hwicap/
H A Dbuffer_icap.c90 return in_be32(drvdata->base_address + XHI_STATUS_REG_OFFSET); in buffer_icap_get_status()
104 return in_be32(base_address + (offset << 2)); in buffer_icap_get_bram()
117 u32 status = in_be32(base_address + XHI_STATUS_REG_OFFSET); in buffer_icap_busy()
/linux/arch/powerpc/platforms/embedded6xx/
H A Dflipper-pic.c170 irq_status = in_be32(io_base + FLIPPER_ICR) & in flipper_pic_get_irq()
171 in_be32(io_base + FLIPPER_IMR); in flipper_pic_get_irq()
240 icr = in_be32(io_base + FLIPPER_ICR); in flipper_is_reset_button_pressed()
/linux/arch/microblaze/include/asm/
H A Dio.h41 #define in_be32(a) __raw_readl((const void __iomem __force *)(a)) macro
45 #define readl_be(a) in_be32((__force unsigned *)a)
/linux/arch/powerpc/platforms/512x/
H A Dpdm360ng.c35 reg = in_be32(pdm360ng_gpio_base + 0xc); in pdm360ng_get_pendown_state()
39 reg = in_be32(pdm360ng_gpio_base + 0x8); in pdm360ng_get_pendown_state()
/linux/sound/soc/fsl/
H A Dfsl_dma.c210 sr = in_be32(&dma_channel->sr); in fsl_dma_isr()
445 mr = in_be32(&dma_channel->mr) & in fsl_dma_open()
545 mr = in_be32(&dma_channel->mr) & ~(CCSR_DMA_MR_BWC_MASK | in fsl_dma_hw_params()
679 position = in_be32(&dma_channel->sar); in fsl_dma_pointer()
681 position |= (u64)(in_be32(&dma_channel->satr) & in fsl_dma_pointer()
685 position = in_be32(&dma_channel->dar); in fsl_dma_pointer()
687 position |= (u64)(in_be32(&dma_channel->datr) & in fsl_dma_pointer()

1234