Home
last modified time | relevance | path

Searched refs:ih_cntl (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Diceland_ih.c62 u32 ih_cntl = RREG32(mmIH_CNTL); in iceland_ih_enable_interrupts() local
65 ih_cntl = REG_SET_FIELD(ih_cntl, IH_CNTL, ENABLE_INTR, 1); in iceland_ih_enable_interrupts()
67 WREG32(mmIH_CNTL, ih_cntl); in iceland_ih_enable_interrupts()
82 u32 ih_cntl = RREG32(mmIH_CNTL); in iceland_ih_disable_interrupts() local
85 ih_cntl = REG_SET_FIELD(ih_cntl, IH_CNTL, ENABLE_INTR, 0); in iceland_ih_disable_interrupts()
87 WREG32(mmIH_CNTL, ih_cntl); in iceland_ih_disable_interrupts()
110 u32 interrupt_cntl, ih_cntl, ih_rb_cntl; in iceland_ih_irq_init() local
148 ih_cntl = RREG32(mmIH_CNTL); in iceland_ih_irq_init()
149 ih_cntl = REG_SET_FIELD(ih_cntl, IH_CNTL, MC_VMID, 0); in iceland_ih_irq_init()
152 ih_cntl = REG_SET_FIELD(ih_cntl, IH_CNTL, RPTR_REARM, 1); in iceland_ih_irq_init()
[all …]
H A Dcz_ih.c62 u32 ih_cntl = RREG32(mmIH_CNTL); in cz_ih_enable_interrupts() local
65 ih_cntl = REG_SET_FIELD(ih_cntl, IH_CNTL, ENABLE_INTR, 1); in cz_ih_enable_interrupts()
67 WREG32(mmIH_CNTL, ih_cntl); in cz_ih_enable_interrupts()
82 u32 ih_cntl = RREG32(mmIH_CNTL); in cz_ih_disable_interrupts() local
85 ih_cntl = REG_SET_FIELD(ih_cntl, IH_CNTL, ENABLE_INTR, 0); in cz_ih_disable_interrupts()
87 WREG32(mmIH_CNTL, ih_cntl); in cz_ih_disable_interrupts()
109 u32 interrupt_cntl, ih_cntl, ih_rb_cntl; in cz_ih_irq_init() local
148 ih_cntl = RREG32(mmIH_CNTL); in cz_ih_irq_init()
149 ih_cntl = REG_SET_FIELD(ih_cntl, IH_CNTL, MC_VMID, 0); in cz_ih_irq_init()
152 ih_cntl = REG_SET_FIELD(ih_cntl, IH_CNTL, RPTR_REARM, 1); in cz_ih_irq_init()
[all …]
H A Dsi_ih.c38 u32 ih_cntl = RREG32(IH_CNTL); in si_ih_enable_interrupts() local
41 ih_cntl |= ENABLE_INTR; in si_ih_enable_interrupts()
43 WREG32(IH_CNTL, ih_cntl); in si_ih_enable_interrupts()
51 u32 ih_cntl = RREG32(IH_CNTL); in si_ih_disable_interrupts() local
54 ih_cntl &= ~ENABLE_INTR; in si_ih_disable_interrupts()
56 WREG32(IH_CNTL, ih_cntl); in si_ih_disable_interrupts()
67 u32 interrupt_cntl, ih_cntl, ih_rb_cntl; in si_ih_irq_init() local
91 ih_cntl = MC_WRREQ_CREDIT(0x10) | MC_WR_CLEAN_CNT(0x10) | MC_VMID(0); in si_ih_irq_init()
93 ih_cntl |= RPTR_REARM; in si_ih_irq_init()
94 WREG32(IH_CNTL, ih_cntl); in si_ih_irq_init()
H A Dcik_ih.c62 u32 ih_cntl = RREG32(mmIH_CNTL); in cik_ih_enable_interrupts() local
65 ih_cntl |= IH_CNTL__ENABLE_INTR_MASK; in cik_ih_enable_interrupts()
67 WREG32(mmIH_CNTL, ih_cntl); in cik_ih_enable_interrupts()
82 u32 ih_cntl = RREG32(mmIH_CNTL); in cik_ih_disable_interrupts() local
85 ih_cntl &= ~IH_CNTL__ENABLE_INTR_MASK; in cik_ih_disable_interrupts()
87 WREG32(mmIH_CNTL, ih_cntl); in cik_ih_disable_interrupts()
110 u32 interrupt_cntl, ih_cntl, ih_rb_cntl; in cik_ih_irq_init() local
146 ih_cntl = (0x10 << IH_CNTL__MC_WRREQ_CREDIT__SHIFT) | in cik_ih_irq_init()
151 ih_cntl |= IH_CNTL__RPTR_REARM_MASK; in cik_ih_irq_init()
152 WREG32(mmIH_CNTL, ih_cntl); in cik_ih_irq_init()
/linux/drivers/gpu/drm/radeon/
H A Dr600.c3592 u32 ih_cntl = RREG32(IH_CNTL); in r600_enable_interrupts() local
3595 ih_cntl |= ENABLE_INTR; in r600_enable_interrupts()
3597 WREG32(IH_CNTL, ih_cntl); in r600_enable_interrupts()
3605 u32 ih_cntl = RREG32(IH_CNTL); in r600_disable_interrupts() local
3608 ih_cntl &= ~ENABLE_INTR; in r600_disable_interrupts()
3610 WREG32(IH_CNTL, ih_cntl); in r600_disable_interrupts()
3675 u32 interrupt_cntl, ih_cntl, ih_rb_cntl; in r600_irq_init() local
3728 ih_cntl = MC_WRREQ_CREDIT(0x10) | MC_WR_CLEAN_CNT(0x10); in r600_irq_init()
3731 ih_cntl |= RPTR_REARM; in r600_irq_init()
3732 WREG32(IH_CNTL, ih_cntl); in r600_irq_init()