Home
last modified time | relevance | path

Searched refs:hw_lane_settings (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/link/hwss/
H A Dlink_hwss_hpo_fixed_vs_pe_retimer_dp.c30 const struct dc_lane_settings *hw_lane_settings) in dp_hpo_fixed_vs_pe_retimer_set_tx_ffe() argument
39 (hw_lane_settings[0].FFE_PRESET.settings.no_deemphasis != 0 ? 0x0F : 0xFF) in dp_hpo_fixed_vs_pe_retimer_set_tx_ffe()
40 & (hw_lane_settings[0].FFE_PRESET.settings.no_preshoot != 0 ? 0xF1 : 0xFF), in dp_hpo_fixed_vs_pe_retimer_set_tx_ffe()
41 (hw_lane_settings[1].FFE_PRESET.settings.no_deemphasis != 0 ? 0x0F : 0xFF) in dp_hpo_fixed_vs_pe_retimer_set_tx_ffe()
42 & (hw_lane_settings[1].FFE_PRESET.settings.no_preshoot != 0 ? 0xF1 : 0xFF), in dp_hpo_fixed_vs_pe_retimer_set_tx_ffe()
43 (hw_lane_settings[2].FFE_PRESET.settings.no_deemphasis != 0 ? 0x0F : 0xFF) in dp_hpo_fixed_vs_pe_retimer_set_tx_ffe()
44 & (hw_lane_settings[2].FFE_PRESET.settings.no_preshoot != 0 ? 0xF1 : 0xFF), in dp_hpo_fixed_vs_pe_retimer_set_tx_ffe()
45 (hw_lane_settings[3].FFE_PRESET.settings.no_deemphasis != 0 ? 0x0F : 0xFF) in dp_hpo_fixed_vs_pe_retimer_set_tx_ffe()
46 & (hw_lane_settings[3].FFE_PRESET.settings.no_preshoot != 0 ? 0xF1 : 0xFF)}; in dp_hpo_fixed_vs_pe_retimer_set_tx_ffe()
49 vendor_ffe_preset_table[hw_lane_settings[0].FFE_PRESET.settings.level] & ffe_mask[0], in dp_hpo_fixed_vs_pe_retimer_set_tx_ffe()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/link/protocols/
H A Dlink_dp_training.c174 lt_settings->hw_lane_settings[0].VOLTAGE_SWING, in dp_log_training_result()
175 lt_settings->hw_lane_settings[0].PRE_EMPHASIS, in dp_log_training_result()
356 const struct dc_lane_settings hw_lane_settings[LANE_COUNT_DP_MAX], in dp_hw_to_dpcd_lane_settings()
365 (uint8_t)(hw_lane_settings[lane].VOLTAGE_SWING); in dp_hw_to_dpcd_lane_settings()
367 (uint8_t)(hw_lane_settings[lane].PRE_EMPHASIS); in dp_hw_to_dpcd_lane_settings()
369 (hw_lane_settings[lane].VOLTAGE_SWING == in dp_hw_to_dpcd_lane_settings()
372 (hw_lane_settings[lane].PRE_EMPHASIS == in dp_hw_to_dpcd_lane_settings()
377 hw_lane_settings[lane].FFE_PRESET.settings.level; in dp_hw_to_dpcd_lane_settings()
749 lt_settings->hw_lane_settings[lane].VOLTAGE_SWING = in override_training_settings()
753 lt_settings->hw_lane_settings[lane].PRE_EMPHASIS = in override_training_settings()
[all …]
H A Dlink_dp_training_8b_10b.c122 …dp_hw_to_dpcd_lane_settings(lt_settings, lt_settings->hw_lane_settings, lt_settings->dpcd_lane_set… in decide_8b_10b_training_settings()
259 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in perform_8b_10b_clock_recovery_sequence()
350 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in perform_8b_10b_channel_equalization_sequence()
404 lt_settings->hw_lane_settings[lane].VOLTAGE_SWING = 0; in dp_perform_8b_10b_link_training()
405 lt_settings->hw_lane_settings[lane].PRE_EMPHASIS = 0; in dp_perform_8b_10b_link_training()
H A Dlink_dp_phy.c114 link_settings->hw_lane_settings); in dp_set_hw_lane_settings()
117 link_settings->hw_lane_settings, in dp_set_hw_lane_settings()
130 lt_settings->hw_lane_settings, in dp_set_drive_settings()
H A Dlink_dp_training_dpia.c183 data.set_vspe.swing = lt_settings->hw_lane_settings[0].VOLTAGE_SWING; in dpia_build_set_config_data()
184 data.set_vspe.pre_emph = lt_settings->hw_lane_settings[0].PRE_EMPHASIS; in dpia_build_set_config_data()
186 lt_settings->hw_lane_settings[0].VOLTAGE_SWING == VOLTAGE_SWING_MAX_LEVEL ? 1 : 0; in dpia_build_set_config_data()
188 lt_settings->hw_lane_settings[0].PRE_EMPHASIS == PRE_EMPHASIS_MAX_LEVEL ? 1 : 0; in dpia_build_set_config_data()
425 lt_settings->hw_lane_settings, in dpia_training_cr_non_transparent()
529 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in dpia_training_cr_transparent()
698 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in dpia_training_eq_non_transparent()
785 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in dpia_training_eq_transparent()
H A Dlink_dp_training_128b_132b.c96 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in dp_perform_128b_132b_channel_eq_done_sequence()
114 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in dp_perform_128b_132b_channel_eq_done_sequence()
252 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in decide_128b_132b_training_settings()
H A Dlink_dp_training.h113 struct dc_lane_settings hw_lane_settings[LANE_COUNT_DP_MAX],
159 const struct dc_lane_settings hw_lane_settings[LANE_COUNT_DP_MAX],
/linux/drivers/gpu/drm/amd/display/dc/link/accessories/
H A Dlink_dp_cts.c382 link_training_settings.hw_lane_settings[lane].VOLTAGE_SWING = in dp_test_send_phy_test_pattern()
385 link_training_settings.hw_lane_settings[lane].PRE_EMPHASIS = in dp_test_send_phy_test_pattern()
388 link_training_settings.hw_lane_settings[lane].POST_CURSOR2 = in dp_test_send_phy_test_pattern()
393 link_training_settings.hw_lane_settings[lane].FFE_PRESET.settings.level = in dp_test_send_phy_test_pattern()
395 link_training_settings.hw_lane_settings[lane].FFE_PRESET.settings.no_preshoot = no_preshoot; in dp_test_send_phy_test_pattern()
396 link_training_settings.hw_lane_settings[lane].FFE_PRESET.settings.no_deemphasis = no_deemphasis; in dp_test_send_phy_test_pattern()
401 link_training_settings.hw_lane_settings, in dp_test_send_phy_test_pattern()
/linux/drivers/gpu/drm/amd/display/include/
H A Dlink_service_types.h112 struct dc_lane_settings hw_lane_settings[LANE_COUNT_DP_MAX]; member
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_debugfs.c677 link_lane_settings.hw_lane_settings[r].VOLTAGE_SWING = in dp_phy_settings_write()
679 link_lane_settings.hw_lane_settings[r].PRE_EMPHASIS = in dp_phy_settings_write()
681 link_lane_settings.hw_lane_settings[r].POST_CURSOR2 = in dp_phy_settings_write()
875 link_training_settings.hw_lane_settings[i] = link->cur_lane_setting[i]; in dp_phy_test_pattern_debugfs_write()