Home
last modified time | relevance | path

Searched refs:hw_addr (Results 1 – 25 of 103) sorted by relevance

12345

/linux/drivers/net/ethernet/atheros/atlx/
H A Datl1.c260 iowrite32(MASTER_CTRL_SOFT_RST, hw->hw_addr + REG_MASTER_CTRL); in atl1_reset_hw()
261 ioread32(hw->hw_addr + REG_MASTER_CTRL); in atl1_reset_hw()
263 iowrite16(1, hw->hw_addr + REG_PHY_ENABLE); in atl1_reset_hw()
264 ioread16(hw->hw_addr + REG_PHY_ENABLE); in atl1_reset_hw()
271 icr = ioread32(hw->hw_addr + REG_IDLE_STATUS); in atl1_reset_hw()
297 value = ioread32(hw->hw_addr + REG_SPI_FLASH_CTRL); in atl1_check_eeprom_exist()
300 iowrite32(value, hw->hw_addr + REG_SPI_FLASH_CTRL); in atl1_check_eeprom_exist()
303 value = ioread16(hw->hw_addr + REG_PCIE_CAP_LIST); in atl1_check_eeprom_exist()
316 iowrite32(0, hw->hw_addr + REG_VPD_DATA); in atl1_read_eeprom()
318 iowrite32(control, hw->hw_addr + REG_VPD_CAP); in atl1_read_eeprom()
[all …]
H A Datlx.c122 rctl = ioread32(hw->hw_addr + REG_MAC_CTRL); in atlx_set_multi()
131 iowrite32(rctl, hw->hw_addr + REG_MAC_CTRL); in atlx_set_multi()
134 iowrite32(0, hw->hw_addr + REG_RX_HASH_TABLE); in atlx_set_multi()
135 iowrite32(0, (hw->hw_addr + REG_RX_HASH_TABLE) + (1 << 2)); in atlx_set_multi()
147 iowrite32(imr, adapter->hw.hw_addr + REG_IMR); in atlx_imr_set()
148 ioread32(adapter->hw.hw_addr + REG_IMR); in atlx_imr_set()
228 ctrl = ioread32(adapter->hw.hw_addr + REG_MAC_CTRL); in atlx_vlan_mode()
230 iowrite32(ctrl, adapter->hw.hw_addr + REG_MAC_CTRL); in atlx_vlan_mode()
H A Datl2.h39 ((a)->hw_addr + (reg))))
41 #define ATL2_WRITE_FLUSH(a) (ioread32((a)->hw_addr))
43 #define ATL2_READ_REG(a, reg) (ioread32((a)->hw_addr + (reg)))
46 ((a)->hw_addr + (reg))))
48 #define ATL2_READ_REGB(a, reg) (ioread8((a)->hw_addr + (reg)))
51 ((a)->hw_addr + (reg))))
53 #define ATL2_READ_REGW(a, reg) (ioread16((a)->hw_addr + (reg)))
56 (iowrite32((value), (((a)->hw_addr + (reg)) + ((offset) << 2))))
59 (ioread32(((a)->hw_addr + (reg)) + ((offset) << 2)))
367 u8 __iomem *hw_addr; member
/linux/drivers/net/ethernet/intel/e1000/
H A De1000_osdep.h29 (readl(hw->hw_addr + ((hw->mac_type >= e1000_82543) \
33 (writel((value), (hw->hw_addr + ((hw->mac_type >= e1000_82543) \
37 writel((value), ((a)->hw_addr + \
42 readl((a)->hw_addr + \
50 writew((value), ((a)->hw_addr + \
55 readw((a)->hw_addr + \
60 writeb((value), ((a)->hw_addr + \
65 readb((a)->hw_addr + \
/linux/drivers/net/ethernet/atheros/atl1c/
H A Datl1c.h353 u8 __iomem *hw_addr; /* inner register address */ member
550 writel((value), ((a)->hw_addr + reg)))
553 readl((a)->hw_addr))
557 readl((a)->hw_addr + reg); \
558 *(u32 *)pdata = readl((a)->hw_addr + reg); \
560 *(u32 *)pdata = readl((a)->hw_addr + reg); \
565 writeb((value), ((a)->hw_addr + reg)))
568 readb((a)->hw_addr + reg))
571 writew((value), ((a)->hw_addr + reg)))
575 readw((a)->hw_addr + reg); \
[all …]
/linux/drivers/net/ethernet/intel/iavf/
H A Diavf_osdep.h16 #define wr32(a, reg, value) writel((value), ((a)->hw_addr + (reg)))
17 #define rd32(a, reg) readl((a)->hw_addr + (reg))
19 #define wr64(a, reg, value) writeq((value), ((a)->hw_addr + (reg)))
20 #define rd64(a, reg) readq((a)->hw_addr + (reg))
21 #define iavf_flush(a) readl((a)->hw_addr + IAVF_VFGEN_RSTAT)
/linux/drivers/net/ethernet/micrel/
H A Dks8842.c151 void __iomem *hw_addr; member
168 iowrite32(1, adapter->hw_addr + REQ_TIMB_DMA_RESUME); in ks8842_resume_dma()
173 iowrite16(bank, adapter->hw_addr + REG_SELECT_BANK); in ks8842_select_bank()
180 iowrite8(value, adapter->hw_addr + offset); in ks8842_write8()
187 iowrite16(value, adapter->hw_addr + offset); in ks8842_write16()
195 reg = ioread16(adapter->hw_addr + offset); in ks8842_enable_bits()
197 iowrite16(reg, adapter->hw_addr + offset); in ks8842_enable_bits()
205 reg = ioread16(adapter->hw_addr + offset); in ks8842_clear_bits()
207 iowrite16(reg, adapter->hw_addr + offset); in ks8842_clear_bits()
214 iowrite32(value, adapter->hw_addr + offset); in ks8842_write32()
[all …]
/linux/drivers/net/ethernet/intel/i40e/
H A Di40e_io.h10 #define wr32(a, reg, value) writel((value), ((a)->hw_addr + (reg)))
11 #define rd32(a, reg) readl((a)->hw_addr + (reg))
13 #define rd64(a, reg) readq((a)->hw_addr + (reg))
14 #define i40e_flush(a) readl((a)->hw_addr + I40E_GLGEN_STAT)
/linux/drivers/net/ethernet/atheros/atl1e/
H A Datl1e.h302 u8 __iomem *hw_addr; /* inner register address */ member
458 writel((value), ((a)->hw_addr + reg)))
461 readl((a)->hw_addr))
464 readl((a)->hw_addr + reg))
467 writeb((value), ((a)->hw_addr + reg)))
470 readb((a)->hw_addr + reg))
473 writew((value), ((a)->hw_addr + reg)))
476 readw((a)->hw_addr + reg))
479 writel((value), (((a)->hw_addr + reg) + ((offset) << 2))))
482 readl(((a)->hw_addr + reg) + ((offset) << 2)))
/linux/drivers/net/ethernet/intel/igbvf/
H A Dregs.h76 #define er32(reg) readl(hw->hw_addr + E1000_##reg)
77 #define ew32(reg, val) writel((val), hw->hw_addr + E1000_##reg)
79 readl(hw->hw_addr + E1000_##reg + (offset << 2))
81 writel((val), hw->hw_addr + E1000_##reg + (offset << 2))
/linux/drivers/net/ethernet/intel/ice/devlink/
H A Dport.c391 u8 *hw_addr, int *hw_addr_len, in ice_devlink_port_get_vf_fn_mac() argument
396 ether_addr_copy(hw_addr, vf->dev_lan_addr); in ice_devlink_port_get_vf_fn_mac()
413 const u8 *hw_addr, in ice_devlink_port_set_vf_fn_mac() argument
428 return __ice_set_vf_mac(pf, vf_id, hw_addr); in ice_devlink_port_set_vf_fn_mac()
691 ice_devlink_port_fn_hw_addr_set(struct devlink_port *port, const u8 *hw_addr, in ice_devlink_port_fn_hw_addr_set() argument
705 if (hw_addr_len != ETH_ALEN || !is_valid_ether_addr(hw_addr)) { in ice_devlink_port_fn_hw_addr_set()
710 ether_addr_copy(dyn_port->hw_addr, hw_addr); in ice_devlink_port_fn_hw_addr_set()
727 ice_devlink_port_fn_hw_addr_get(struct devlink_port *port, u8 *hw_addr, in ice_devlink_port_fn_hw_addr_get() argument
735 ether_addr_copy(hw_addr, dyn_port->hw_addr); in ice_devlink_port_fn_hw_addr_get()
939 eth_random_addr(dyn_port->hw_addr); in ice_alloc_dynamic_port()
/linux/drivers/net/ethernet/intel/ice/
H A Dice_osdep.h22 #define wr32(a, reg, value) writel((value), ((a)->hw_addr + (reg)))
23 #define rd32(a, reg) readl((a)->hw_addr + (reg))
24 #define wr64(a, reg, value) writeq((value), ((a)->hw_addr + (reg)))
25 #define rd64(a, reg) readq((a)->hw_addr + (reg))
/linux/drivers/net/ethernet/atheros/alx/
H A Dhw.h466 u8 __iomem *hw_addr; member
518 writeb(val, hw->hw_addr + reg); in alx_write_mem8()
523 writew(val, hw->hw_addr + reg); in alx_write_mem16()
528 return readw(hw->hw_addr + reg); in alx_read_mem16()
533 writel(val, hw->hw_addr + reg); in alx_write_mem32()
538 return readl(hw->hw_addr + reg); in alx_read_mem32()
543 readl(hw->hw_addr); in alx_post_write()
/linux/drivers/net/fddi/
H A Ddefza.c319 fza_writes(&hw_addr_purger, &buf->cam.hw_addr[i++], in fza_cmd_send()
320 sizeof(*buf->cam.hw_addr)); in fza_cmd_send()
321 fza_writes(&hw_addr_beacon, &buf->cam.hw_addr[i++], in fza_cmd_send()
322 sizeof(*buf->cam.hw_addr)); in fza_cmd_send()
326 fza_writes(ha->addr, &buf->cam.hw_addr[i++], in fza_cmd_send()
327 sizeof(*buf->cam.hw_addr)); in fza_cmd_send()
330 fza_zeros(&buf->cam.hw_addr[i++], in fza_cmd_send()
331 sizeof(*buf->cam.hw_addr)); in fza_cmd_send()
1292 uint hw_addr[2]; in fza_probe() local
1382 fza_reads(&init->hw_addr, &hw_addr, sizeof(hw_addr)); in fza_probe()
[all …]
/linux/Documentation/networking/devlink/
H A Ddevlink-port.rst122 `devlink port function set hw_addr` command. For Ethernet port function
153 hw_addr 00:00:00:00:00:00
157 $ devlink port function set pci/0000:06:00.0/2 hw_addr 00:11:22:33:44:55
162 hw_addr 00:11:22:33:44:55
169 hw_addr 00:00:00:00:00:00
173 $ devlink port function set pci/0000:06:00.0/32768 hw_addr 00:00:00:00:88:88
178 hw_addr 00:00:00:00:88:88
198 hw_addr 00:00:00:00:00:00 roce enable
207 hw_addr 00:00:00:00:00:00 roce disable
231 hw_addr 00:00:00:00:00:00 migratable disable
[all …]
/linux/drivers/net/ethernet/marvell/octeon_ep_vf/
H A Doctep_vf_cn9k.c185 iq->doorbell_reg = oct->mmio.hw_addr + CN93_VF_SDP_R_IN_INSTR_DBELL(iq_no); in octep_vf_setup_iq_regs_cn93()
186 iq->inst_cnt_reg = oct->mmio.hw_addr + CN93_VF_SDP_R_IN_CNTS(iq_no); in octep_vf_setup_iq_regs_cn93()
187 iq->intr_lvl_reg = oct->mmio.hw_addr + CN93_VF_SDP_R_IN_INT_LEVELS(iq_no); in octep_vf_setup_iq_regs_cn93()
236 oq->pkts_sent_reg = oct->mmio.hw_addr + CN93_VF_SDP_R_OUT_CNTS(oq_no); in octep_vf_setup_oq_regs_cn93()
237 oq->pkts_credit_reg = oct->mmio.hw_addr + CN93_VF_SDP_R_OUT_SLIST_DBELL(oq_no); in octep_vf_setup_oq_regs_cn93()
250 mbox->mbox_read_reg = oct->mmio.hw_addr + CN93_VF_SDP_R_MBOX_PF_VF_DATA(q_no); in octep_vf_setup_mbox_regs_cn93()
253 mbox->mbox_int_reg = oct->mmio.hw_addr + CN93_VF_SDP_R_MBOX_PF_VF_INT(q_no); in octep_vf_setup_mbox_regs_cn93()
256 mbox->mbox_write_reg = oct->mmio.hw_addr + CN93_VF_SDP_R_MBOX_VF_PF_DATA(q_no); in octep_vf_setup_mbox_regs_cn93()
H A Doctep_vf_cnxk.c188 iq->doorbell_reg = oct->mmio.hw_addr + CNXK_VF_SDP_R_IN_INSTR_DBELL(iq_no); in octep_vf_setup_iq_regs_cnxk()
189 iq->inst_cnt_reg = oct->mmio.hw_addr + CNXK_VF_SDP_R_IN_CNTS(iq_no); in octep_vf_setup_iq_regs_cnxk()
190 iq->intr_lvl_reg = oct->mmio.hw_addr + CNXK_VF_SDP_R_IN_INT_LEVELS(iq_no); in octep_vf_setup_iq_regs_cnxk()
241 oq->pkts_sent_reg = oct->mmio.hw_addr + CNXK_VF_SDP_R_OUT_CNTS(oq_no); in octep_vf_setup_oq_regs_cnxk()
242 oq->pkts_credit_reg = oct->mmio.hw_addr + CNXK_VF_SDP_R_OUT_SLIST_DBELL(oq_no); in octep_vf_setup_oq_regs_cnxk()
261 mbox->mbox_read_reg = oct->mmio.hw_addr + CNXK_VF_SDP_R_MBOX_PF_VF_DATA(q_no); in octep_vf_setup_mbox_regs_cnxk()
264 mbox->mbox_int_reg = oct->mmio.hw_addr + CNXK_VF_SDP_R_MBOX_PF_VF_INT(q_no); in octep_vf_setup_mbox_regs_cnxk()
267 mbox->mbox_write_reg = oct->mmio.hw_addr + CNXK_VF_SDP_R_MBOX_VF_PF_DATA(q_no); in octep_vf_setup_mbox_regs_cnxk()
/linux/drivers/crypto/cavium/cpt/
H A Dcpt_common.h143 static inline void cpt_write_csr64(u8 __iomem *hw_addr, u64 offset, in cpt_write_csr64() argument
146 writeq(val, hw_addr + offset); in cpt_write_csr64()
149 static inline u64 cpt_read_csr64(u8 __iomem *hw_addr, u64 offset) in cpt_read_csr64() argument
151 return readq(hw_addr + offset); in cpt_read_csr64()
/linux/drivers/net/ethernet/cavium/liquidio/
H A Dcn23xx_vf_device.c121 inst_cnt_reg = (u8 *)oct->mmio[0].hw_addr + in cn23xx_vf_setup_global_input_regs()
226 (u8 *)oct->mmio[0].hw_addr + CN23XX_VF_SLI_IQ_DOORBELL(iq_no); in cn23xx_setup_vf_iq_regs()
228 (u8 *)oct->mmio[0].hw_addr + CN23XX_VF_SLI_IQ_INSTR_COUNT64(iq_no); in cn23xx_setup_vf_iq_regs()
258 (u8 *)oct->mmio[0].hw_addr + CN23XX_VF_SLI_OQ_PKTS_SENT(oq_no); in cn23xx_setup_vf_oq_regs()
260 (u8 *)oct->mmio[0].hw_addr + CN23XX_VF_SLI_OQ_PKTS_CREDIT(oq_no); in cn23xx_setup_vf_oq_regs()
296 (u8 *)oct->mmio[0].hw_addr + CN23XX_VF_SLI_PKT_MBOX_INT(0); in cn23xx_setup_vf_mbox()
299 (u8 *)oct->mmio[0].hw_addr + CN23XX_SLI_PKT_PF_VF_MBOX_SIG(0, 0); in cn23xx_setup_vf_mbox()
302 (u8 *)oct->mmio[0].hw_addr + CN23XX_SLI_PKT_PF_VF_MBOX_SIG(0, 1); in cn23xx_setup_vf_mbox()
H A Dcn23xx_pf_device.c281 inst_cnt_reg = (u8 *)oct->mmio[0].hw_addr + in cn23xx_pf_setup_global_input_regs()
374 writeq(0x40, (u8 *)oct->mmio[0].hw_addr + CN23XX_SLI_OQ_WMARK); in cn23xx_pf_setup_global_output_regs()
382 writeq(readq((u8 *)oct->mmio[0].hw_addr + in cn23xx_pf_setup_global_output_regs()
384 (u8 *)oct->mmio[0].hw_addr + CN23XX_SLI_GBL_CONTROL); in cn23xx_pf_setup_global_output_regs()
389 (u8 *)oct->mmio[0].hw_addr + CN23XX_SLI_OUT_BP_EN2_W1S); in cn23xx_pf_setup_global_output_regs()
392 (u8 *)oct->mmio[0].hw_addr + CN23XX_SLI_OUT_BP_EN_W1S); in cn23xx_pf_setup_global_output_regs()
434 (u8 *)oct->mmio[0].hw_addr + CN23XX_SLI_IQ_DOORBELL(iq_no); in cn23xx_setup_iq_regs()
436 (u8 *)oct->mmio[0].hw_addr + CN23XX_SLI_IQ_INSTR_COUNT64(iq_no); in cn23xx_setup_iq_regs()
478 (u8 *)oct->mmio[0].hw_addr + CN23XX_SLI_OQ_PKTS_SENT(oq_no); in cn23xx_setup_oq_regs()
480 (u8 *)oct->mmio[0].hw_addr + CN23XX_SLI_OQ_PKTS_CREDIT(oq_no); in cn23xx_setup_oq_regs()
[all …]
H A Docteon_main.h99 iounmap(oct->mmio[baridx].hw_addr); in octeon_unmap_pci_barx()
132 oct->mmio[baridx].hw_addr = in octeon_map_pci_barx()
140 if (!oct->mmio[baridx].hw_addr) { in octeon_map_pci_barx()
H A Docteon_device.h179 u8 __iomem *hw_addr; member
734 writel(value, (oct_dev)->mmio[0].hw_addr + (reg_off))
737 writeq(val64, (oct_dev)->mmio[0].hw_addr + (reg_off))
740 readl((oct_dev)->mmio[0].hw_addr + (reg_off))
743 readq((oct_dev)->mmio[0].hw_addr + (reg_off))
/linux/drivers/comedi/drivers/
H A Dcomedi_isadma.c26 set_dma_addr(desc->chan, desc->hw_addr); in comedi_isadma_program()
207 &desc->hw_addr, in comedi_isadma_alloc()
240 desc->hw_addr); in comedi_isadma_free()
/linux/drivers/net/ethernet/intel/igb/
H A De1000_regs.h357 u8 __iomem *hw_addr = READ_ONCE((hw)->hw_addr); \
358 if (!E1000_REMOVED(hw_addr)) \
359 writel((val), &hw_addr[(reg)]); \
/linux/drivers/net/ethernet/marvell/octeon_ep/
H A Doctep_cn9k_pf.c169 u8 __iomem *bar0_pciaddr = oct->mmio[0].hw_addr; in octep_setup_pci_window_regs_cn93_pf()
254 conf->ctrl_mbox_cfg.barmem_addr = (void __iomem *)oct->mmio[2].hw_addr + in octep_init_config_cn93_pf()
293 iq->doorbell_reg = oct->mmio[0].hw_addr + in octep_setup_iq_regs_cn93_pf()
295 iq->inst_cnt_reg = oct->mmio[0].hw_addr + in octep_setup_iq_regs_cn93_pf()
297 iq->intr_lvl_reg = oct->mmio[0].hw_addr + in octep_setup_iq_regs_cn93_pf()
350 oq->pkts_sent_reg = oct->mmio[0].hw_addr + CN93_SDP_R_OUT_CNTS(oq_no); in octep_setup_oq_regs_cn93_pf()
351 oq->pkts_credit_reg = oct->mmio[0].hw_addr + in octep_setup_oq_regs_cn93_pf()
366 mbox->pf_vf_data_reg = oct->mmio[0].hw_addr + CN93_SDP_MBOX_PF_VF_DATA(q_no); in octep_setup_mbox_regs_cn93_pf()
369 mbox->vf_pf_data_reg = oct->mmio[0].hw_addr + CN93_SDP_MBOX_VF_PF_DATA(q_no); in octep_setup_mbox_regs_cn93_pf()

12345