Searched refs:hccr (Results 1 – 10 of 10) sorted by relevance
| /linux/drivers/scsi/qla2xxx/ |
| H A D | qla_dbg.c | 138 wrt_reg_dword(®->hccr, HCCRX_SET_HOST_INT); in qla27xx_dump_mpi_ram()
157 wrt_reg_dword(®->hccr, HCCRX_CLR_RISC_INT); in qla27xx_dump_mpi_ram()
158 rd_reg_dword(®->hccr); in qla27xx_dump_mpi_ram()
164 wrt_reg_dword(®->hccr, HCCRX_CLR_RISC_INT); in qla27xx_dump_mpi_ram()
165 rd_reg_dword(®->hccr); in qla27xx_dump_mpi_ram()
224 wrt_reg_dword(®->hccr, HCCRX_SET_HOST_INT); in qla24xx_dump_ram()
240 wrt_reg_dword(®->hccr, HCCRX_CLR_RISC_INT); in qla24xx_dump_ram()
241 rd_reg_dword(®->hccr); in qla24xx_dump_ram()
247 wrt_reg_dword(®->hccr, HCCRX_CLR_RISC_INT); in qla24xx_dump_ram()
248 rd_reg_dword(®->hccr); in qla24xx_dump_ram()
[all …]
|
| H A D | qla_isr.c | 348 uint16_t hccr; in qla2100_intr_handler() local
367 hccr = rd_reg_word(®->hccr); in qla2100_intr_handler()
368 if (qla2x00_check_reg16_for_disconnect(vha, hccr)) in qla2100_intr_handler()
370 if (hccr & HCCR_RISC_PAUSE) { in qla2100_intr_handler()
379 wrt_reg_word(®->hccr, HCCR_RESET_RISC); in qla2100_intr_handler()
380 rd_reg_word(®->hccr); in qla2100_intr_handler()
389 wrt_reg_word(®->hccr, HCCR_CLR_RISC_INT); in qla2100_intr_handler()
390 rd_reg_word(®->hccr); in qla2100_intr_handler()
414 wrt_reg_word(®->hccr, HCCR_CLR_RISC_INT); in qla2100_intr_handler()
415 rd_reg_word(®->hccr); in qla2100_intr_handler()
[all …]
|
| H A D | qla_init.c | 2951 wrt_reg_word(®->hccr, HCCR_PAUSE_RISC); in qla2300_pci_config()
2953 if ((rd_reg_word(®->hccr) & HCCR_RISC_PAUSE) != 0) in qla2300_pci_config()
2974 wrt_reg_word(®->hccr, HCCR_RELEASE_RISC); in qla2300_pci_config()
2976 if ((rd_reg_word(®->hccr) & HCCR_RISC_PAUSE) == 0) in qla2300_pci_config()
3139 wrt_reg_word(®->hccr, HCCR_PAUSE_RISC); in qla2x00_reset_chip()
3142 if ((rd_reg_word(®->hccr) & in qla2x00_reset_chip()
3148 rd_reg_word(®->hccr); /* PCI Posting. */ in qla2x00_reset_chip()
3190 wrt_reg_word(®->hccr, HCCR_RESET_RISC); in qla2x00_reset_chip()
3191 rd_reg_word(®->hccr); /* PCI Posting. */ in qla2x00_reset_chip()
3194 wrt_reg_word(®->hccr, HCCR_RELEASE_RISC); in qla2x00_reset_chip()
[all …]
|
| H A D | qla_dbg.h | 14 __be16 hccr; member
38 __be16 hccr; member
|
| H A D | qla_mbx.c | 270 wrt_reg_dword(®->isp24.hccr, HCCRX_SET_HOST_INT); in qla2x00_mailbox_command()
272 wrt_reg_word(®->isp.hccr, HCCR_SET_HOST_INT); in qla2x00_mailbox_command()
329 wrt_reg_dword(®->isp24.hccr, HCCRX_SET_HOST_INT); in qla2x00_mailbox_command()
331 wrt_reg_word(®->isp.hccr, HCCR_SET_HOST_INT); in qla2x00_mailbox_command()
419 uint32_t ictrl, host_status, hccr; in qla2x00_mailbox_command() local
430 hccr = rd_reg_dword(®->isp24.hccr); in qla2x00_mailbox_command()
436 mb[7], host_status, hccr); in qla2x00_mailbox_command()
5524 wrt_reg_dword(®->hccr, HCCRX_SET_HOST_INT); in qla81xx_write_mpi_register()
5538 wrt_reg_dword(®->hccr, in qla81xx_write_mpi_register()
5540 rd_reg_dword(®->hccr); in qla81xx_write_mpi_register()
|
| H A D | qla_sup.c | 2339 wrt_reg_word(®->hccr, HCCR_PAUSE_RISC); in qla2x00_suspend_hba()
2340 rd_reg_word(®->hccr); in qla2x00_suspend_hba()
2343 if ((rd_reg_word(®->hccr) & HCCR_RISC_PAUSE) != 0) in qla2x00_suspend_hba()
|
| H A D | qla_fw.h | 1226 __le32 hccr; /* Host command & control register. */ member
|
| H A D | qla_def.h | 922 __le16 hccr; /* Host command & control register. */ member
|
| H A D | qla_iocb.c | 480 rd_reg_dword_relaxed(&ha->iobase->isp24.hccr); in qla2x00_start_iocbs()
|
| H A D | qla_os.c | 7860 stat = rd_reg_word(®->hccr); in qla2xxx_pci_mmio_enabled()
|