Home
last modified time | relevance | path

Searched refs:h_blank_end (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/optc/dcn10/
H A Ddcn10_optc.c1318 hw_crtc_timing->h_addressable = s.h_total - ((s.h_total - s.h_blank_start) + s.h_blank_end); in optc1_get_hw_timing()
1365 OTG_H_BLANK_END, &s->h_blank_end); in optc1_read_otg_state()
1404 uint32_t h_blank_end; in optc1_get_otg_active_size() local
1420 OTG_H_BLANK_END, &h_blank_end); in optc1_get_otg_active_size()
1422 *otg_active_width = h_blank_start - h_blank_end; in optc1_get_otg_active_size()
/linux/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Doptc.h85 uint32_t h_blank_end; member
/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/inc/
H A Ddml_top_display_cfg_types.h246 unsigned long h_blank_end; member
/linux/drivers/video/fbdev/
H A Dbw2.c64 u8 h_blank_end; member
H A Dcg3.c89 u8 h_blank_end; member
H A Dsmscufx.c662 u16 h_total, h_active, h_blank_start, h_blank_end, h_sync_start, h_sync_end; in ufx_set_vid_mode() local
688 h_blank_end = var->xres + var->right_margin + var->hsync_len; in ufx_set_vid_mode()
696 temp = ((h_blank_start - 1) << 16) | (h_blank_end - 1); in ufx_set_vid_mode()
/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/
H A Ddml21_translation_helper.c370 timing->h_blank_end = hblank_start - stream->timing.h_addressable in populate_dml21_timing_config_from_stream_state()
374 timing->h_blank_end = 0; in populate_dml21_timing_config_from_stream_state()
457 timing->h_blank_end -= pipe->hblank_borrow; in adjust_dml21_hblank_timing_config_from_pipe_ctx()
/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_pmo/
H A Ddml2_pmo_dcn3.c260 (timing->h_blank_end % denominator == 0) && in is_h_timing_divisible_by()
H A Ddml2_pmo_dcn4_fams2.c722 (timing->h_blank_end % denominator == 0) && in is_h_timing_divisible_by()
/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/
H A Ddml2_core_shared.c11639 l->hblank_end = l->timing->h_blank_end; in rq_dlg_get_dlg_reg()
H A Ddml2_core_dcn4_calcs.c12400 l->hblank_end = l->timing->h_blank_end; in rq_dlg_get_dlg_reg()