Home
last modified time | relevance | path

Searched refs:get_wptr (Results 1 – 25 of 28) sorted by relevance

12

/linux/drivers/gpu/drm/radeon/
H A Dradeon_asic.c193 .get_wptr = &r100_gfx_get_wptr,
343 .get_wptr = &r100_gfx_get_wptr,
357 .get_wptr = &r100_gfx_get_wptr,
914 .get_wptr = &r600_gfx_get_wptr,
927 .get_wptr = &r600_dma_get_wptr,
1012 .get_wptr = &uvd_v1_0_get_wptr,
1211 .get_wptr = &uvd_v1_0_get_wptr,
1318 .get_wptr = &r600_gfx_get_wptr,
1331 .get_wptr = &r600_dma_get_wptr,
1628 .get_wptr = &cayman_gfx_get_wptr,
[all …]
/linux/drivers/gpu/drm/msm/adreno/
H A Da5xx_preempt.c49 wptr = get_wptr(ring); in update_wptr()
68 empty = (get_wptr(ring) == gpu->funcs->get_rptr(gpu, ring)); in get_next_ring()
149 a5xx_gpu->preempt[ring->id]->wptr = get_wptr(ring); in a5xx_preempt_trigger()
H A Dadreno_gpu.c729 wptr = get_wptr(ring); in adreno_flush()
740 uint32_t wptr = get_wptr(ring); in adreno_idle()
771 state->ring[i].wptr = get_wptr(gpu->rb[i]); in adreno_gpu_state_get()
1046 printk("rb wptr: %d\n", get_wptr(ring)); in adreno_dump_info()
H A Dadreno_gpu.h718 static inline uint32_t get_wptr(struct msm_ringbuffer *ring) in get_wptr() function
H A Da8xx_gpu.c171 wptr = get_wptr(ring); in a8xx_flush()
H A Da5xx_gpu.c54 wptr = get_wptr(ring); in a5xx_flush()
/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_ring.h228 u64 (*get_wptr)(struct amdgpu_ring *ring); member
428 #define amdgpu_ring_get_wptr(r) (r)->funcs->get_wptr((r))
H A Dsi_ih.c308 .get_wptr = si_ih_get_wptr,
H A Dcik_ih.c446 .get_wptr = cik_ih_get_wptr,
H A Diceland_ih.c434 .get_wptr = iceland_ih_get_wptr,
H A Dcz_ih.c442 .get_wptr = cz_ih_get_wptr,
H A Dtonga_ih.c493 .get_wptr = tonga_ih_get_wptr,
H A Damdgpu_cper.c538 .get_wptr = amdgpu_cper_ring_get_wptr,
H A Dvcn_v3_0.c1861 .get_wptr = vcn_v3_0_dec_ring_get_wptr,
2025 .get_wptr = vcn_v3_0_dec_ring_get_wptr,
2126 .get_wptr = vcn_v3_0_enc_ring_get_wptr,
H A Damdgpu_vpe.c966 .get_wptr = vpe_ring_get_wptr,
H A Djpeg_v5_0_1.c879 .get_wptr = jpeg_v5_0_1_dec_ring_get_wptr,
H A Dvcn_v5_0_1.c1334 .get_wptr = vcn_v5_0_1_unified_ring_get_wptr,
H A Dvcn_v4_0_5.c1487 .get_wptr = vcn_v4_0_5_unified_ring_get_wptr,
H A Dgfx_v6_0.c3459 .get_wptr = gfx_v6_0_ring_get_wptr,
3486 .get_wptr = gfx_v6_0_ring_get_wptr,
H A Dsdma_v6_0.c1763 .get_wptr = sdma_v6_0_ring_get_wptr,
H A Dmes_v11_0.c107 .get_wptr = mes_v11_0_ring_get_wptr,
H A Dgfx_v12_0.c5492 .get_wptr = gfx_v12_0_ring_get_wptr_gfx,
5540 .get_wptr = gfx_v12_0_ring_get_wptr_compute,
5578 .get_wptr = gfx_v12_0_ring_get_wptr_compute,
H A Dvcn_v4_0_3.c1632 .get_wptr = vcn_v4_0_3_unified_ring_get_wptr,
H A Dmes_v12_0.c88 .get_wptr = mes_v12_0_ring_get_wptr,
H A Dgfx_v7_0.c4914 .get_wptr = gfx_v7_0_ring_get_wptr_gfx,
4948 .get_wptr = gfx_v7_0_ring_get_wptr_compute,

12