| /linux/kernel/sched/ |
| H A D | isolation.c | 97 for_each_set_bit(type, &housekeeping.flags, HK_TYPE_MAX) { in housekeeping_init()
153 for_each_set_bit(type, &flags, HK_TYPE_MAX) in housekeeping_setup()
160 for_each_set_bit(type, &iter_flags, HK_TYPE_MAX) { in housekeeping_setup()
170 for_each_set_bit(type, &iter_flags, HK_TYPE_MAX) in housekeeping_setup()
|
| /linux/drivers/gpu/drm/arm/display/komeda/ |
| H A D | komeda_pipeline.c | 55 for_each_set_bit(i, &avail_comps, 32) { in komeda_pipeline_destroy()
267 for_each_set_bit(id, &avail_comps, 32) { in komeda_pipeline_dump()
281 for_each_set_bit(id, &supported_inputs, 32) { in komeda_component_verify_inputs()
314 for_each_set_bit(id, &avail_comps, 32) { in komeda_pipeline_assemble()
373 for_each_set_bit(id, &avail_comps, 32) { in komeda_pipeline_dump_register()
|
| /linux/net/mac80211/ |
| H A D | link.c | 224 for_each_set_bit(link_id, &add, IEEE80211_MLD_MAX_NUM_LINKS) { in ieee80211_vif_update_links()
241 for_each_set_bit(link_id, &rem, IEEE80211_MLD_MAX_NUM_LINKS) { in ieee80211_vif_update_links()
260 for_each_set_bit(link_id, &add, IEEE80211_MLD_MAX_NUM_LINKS) { in ieee80211_vif_update_links()
370 for_each_set_bit(link_id, &rem, IEEE80211_MLD_MAX_NUM_LINKS) { in _ieee80211_set_active_links()
392 for_each_set_bit(link_id, &add, IEEE80211_MLD_MAX_NUM_LINKS) { in _ieee80211_set_active_links()
461 for_each_set_bit(link_id, &add, IEEE80211_MLD_MAX_NUM_LINKS) { in _ieee80211_set_active_links()
|
| H A D | driver-ops.c | 547 for_each_set_bit(link_id, &links_to_rem, IEEE80211_MLD_MAX_NUM_LINKS) { in drv_change_vif_links()
563 for_each_set_bit(link_id, &links_to_add, in drv_change_vif_links()
601 for_each_set_bit(link_id, &links_to_rem, IEEE80211_MLD_MAX_NUM_LINKS) { in drv_change_sta_links()
621 for_each_set_bit(link_id, &links_to_add, IEEE80211_MLD_MAX_NUM_LINKS) { in drv_change_sta_links()
|
| /linux/drivers/crypto/intel/qat/qat_common/ |
| H A D | adf_gen2_hw_data.c | 35 for_each_set_bit(i, &ae_mask, hw_data->num_engines) { in adf_gen2_enable_error_correction()
45 for_each_set_bit(i, &accel_mask, hw_data->num_accel) { in adf_gen2_enable_error_correction()
164 for_each_set_bit(i, &accel_mask, hw_data->num_accel) { in adf_gen2_set_ssm_wdtimer()
|
| /linux/arch/arm64/kvm/ |
| H A D | pmu.c | 103 for_each_set_bit(counter, &events, ARMPMU_MAX_HWEVENTS) { in kvm_vcpu_pmu_enable_el0()
118 for_each_set_bit(counter, &events, ARMPMU_MAX_HWEVENTS) { in kvm_vcpu_pmu_disable_el0()
|
| /linux/arch/arm64/kvm/vgic/ |
| H A D | vgic-mmio.c | 124 for_each_set_bit(i, &val, len * 8) { in vgic_mmio_write_senable()
173 for_each_set_bit(i, &val, len * 8) { in vgic_mmio_write_cenable()
195 for_each_set_bit(i, &val, len * 8) { in vgic_uaccess_write_senable()
216 for_each_set_bit(i, &val, len * 8) { in vgic_uaccess_write_cenable()
311 for_each_set_bit(i, &val, len * 8) { in __set_pending()
397 for_each_set_bit(i, &val, len * 8) { in __clear_pending()
600 for_each_set_bit(i, &val, len * 8) { in __vgic_mmio_write_cactive()
637 for_each_set_bit(i, &val, len * 8) { in __vgic_mmio_write_sactive()
|
| /linux/drivers/iommu/ |
| H A D | apple-dart.c | 310 for_each_set_bit(sid, stream_map->sidmap, dart->num_streams) in apple_dart_hw_enable_translation()
319 for_each_set_bit(sid, stream_map->sidmap, dart->num_streams) in apple_dart_hw_disable_dma()
330 for_each_set_bit(sid, stream_map->sidmap, dart->num_streams) in apple_dart_hw_enable_bypass()
342 for_each_set_bit(sid, stream_map->sidmap, dart->num_streams) in apple_dart_hw_set_ttbr()
354 for_each_set_bit(sid, stream_map->sidmap, dart->num_streams) in apple_dart_hw_clear_ttbr()
410 for_each_set_bit(sid, stream_map->sidmap, dart->num_streams) { in apple_dart_t8110_hw_tlb_command()
837 for_each_set_bit(sid, stream_map->sidmap, stream_map->dart->num_streams) in apple_dart_release_group()
879 for_each_set_bit(sid, stream_map->sidmap, stream_map->dart->num_streams) { in apple_dart_device_group()
932 for_each_set_bit(sid, stream_map->sidmap, stream_map->dart->num_streams) in apple_dart_device_group()
|
| /linux/drivers/net/ethernet/mellanox/mlx5/core/lag/ |
| H A D | port_sel.c | 377 for_each_set_bit(tt, port_sel->tt_map, MLX5_NUM_TT) { in mlx5_lag_destroy_definers()
395 for_each_set_bit(tt, port_sel->tt_map, MLX5_NUM_TT) { in mlx5_lag_create_definers()
475 for_each_set_bit(tt, port_sel->tt_map, MLX5_NUM_TT) { in mlx5_lag_set_inner_ttc_params()
494 for_each_set_bit(tt, port_sel->tt_map, MLX5_NUM_TT) { in mlx5_lag_set_outer_ttc_params()
617 for_each_set_bit(tt, port_sel->tt_map, MLX5_NUM_TT) { in mlx5_lag_modify_definers_destinations()
|
| /linux/sound/soc/intel/avs/ |
| H A D | skl.c | 94 for_each_set_bit(i, &resource_mask, num_cores) { in avs_skl_enable_logs()
99 for_each_set_bit(i, &resource_mask, num_cores) in avs_skl_enable_logs()
|
| H A D | apl.c | 53 for_each_set_bit(i, &resource_mask, num_cores) { in avs_apl_enable_logs()
58 for_each_set_bit(i, &resource_mask, num_cores) in avs_apl_enable_logs()
|
| /linux/drivers/gpu/drm/msm/disp/mdp5/ |
| H A D | mdp5_smp.c | 225 for_each_set_bit(blk, *assigned, cnt) { in update_smp_state()
292 for_each_set_bit(pipe, &state->assigned, sizeof(state->assigned) * 8) { in mdp5_smp_prepare_commit()
318 for_each_set_bit(pipe, &state->released, sizeof(state->released) * 8) { in mdp5_smp_complete_commit()
|
| /linux/sound/soc/codecs/ |
| H A D | sdw-mockup.c | 164 for_each_set_bit(bit, &addr, 32) { in sdw_mockup_read_prop()
182 for_each_set_bit(bit, &addr, 32) { in sdw_mockup_read_prop()
|
| /linux/drivers/input/ |
| H A D | input-leds.c | 82 for_each_set_bit(led_code, dev->ledbit, LED_CNT) in input_leds_get_count()
124 for_each_set_bit(led_code, dev->ledbit, LED_CNT) { in input_leds_connect()
|
| /linux/drivers/irqchip/ |
| H A D | irq-ixp4xx.c | 115 for_each_set_bit(i, &status, 32) in ixp4xx_handle_irq()
123 for_each_set_bit(i, &status, 32) in ixp4xx_handle_irq()
|
| /linux/drivers/misc/sgi-gru/ |
| H A D | grutables.h | 506 for_each_set_bit((gid), (map), GRU_MAX_GRUS)
525 for_each_set_bit((i), (map), GRU_NUM_CBE)
529 for_each_set_bit((k), (map), GRU_CBR_AU) \
|
| /linux/drivers/gpio/ |
| H A D | gpio-aggregator.c | 98 for_each_set_bit(i, bitmap, AGGREGATOR_MAX_GPIOS) { in aggr_parse()
317 for_each_set_bit(i, mask, fwd->chip.ngpio) in gpio_fwd_get_multiple()
328 for_each_set_bit(i, mask, fwd->chip.ngpio) in gpio_fwd_get_multiple()
395 for_each_set_bit(i, mask, fwd->chip.ngpio) { in gpio_fwd_set_multiple()
|
| /linux/drivers/staging/media/ipu3/ |
| H A D | ipu3.c | 354 for_each_set_bit(pipe, imgu->css.enabled_pipes, IMGU_MAX_PIPE_NUM) { in imgu_powerup()
416 for_each_set_bit(pipe, imgu->css.enabled_pipes, IMGU_MAX_PIPE_NUM) { in imgu_s_stream()
434 for_each_set_bit(pipe, imgu->css.enabled_pipes, IMGU_MAX_PIPE_NUM) in imgu_s_stream()
582 for_each_set_bit(p, imgu->css.enabled_pipes, IMGU_MAX_PIPE_NUM) in imgu_isr_threaded()
813 for_each_set_bit(pipe, imgu->css.enabled_pipes, IMGU_MAX_PIPE_NUM) { in imgu_resume()
|
| /linux/drivers/crypto/cavium/nitrox/ |
| H A D | nitrox_mbx.c | 135 for_each_set_bit(i, csr, BITS_PER_TYPE(csr)) { in nitrox_pf2vf_mbox_handler()
158 for_each_set_bit(i, csr, BITS_PER_TYPE(csr)) { in nitrox_pf2vf_mbox_handler()
|
| /linux/arch/x86/events/ |
| H A D | core.c | 213 for_each_set_bit(i, (unsigned long *)&cntr_mask, X86_PMC_IDX_MAX) { in reserve_pmc_hardware()
218 for_each_set_bit(i, (unsigned long *)&cntr_mask, X86_PMC_IDX_MAX) { in reserve_pmc_hardware()
227 for_each_set_bit(i, (unsigned long *)&cntr_mask, end) in reserve_pmc_hardware()
233 for_each_set_bit(i, (unsigned long *)&cntr_mask, end) in reserve_pmc_hardware()
244 for_each_set_bit(i, (unsigned long *)&cntr_mask, X86_PMC_IDX_MAX) { in release_pmc_hardware()
269 for_each_set_bit(i, cntr_mask, X86_PMC_IDX_MAX) { in check_hw_exists()
288 for_each_set_bit(i, fixed_cntr_mask, X86_PMC_IDX_MAX) { in check_hw_exists()
689 for_each_set_bit(idx, x86_pmu.cntr_mask, X86_PMC_IDX_MAX) { in x86_pmu_disable_all()
746 for_each_set_bit(idx, x86_pmu.cntr_mask, X86_PMC_IDX_MAX) { in x86_pmu_enable_all()
1564 for_each_set_bit(idx, cntr_mask, X86_PMC_IDX_MAX) { in perf_event_print_debug()
[all …]
|
| /linux/arch/x86/kvm/ |
| H A D | pmu.h | 93 for_each_set_bit(i, bitmap, X86_PMC_IDX_MAX) \
243 for_each_set_bit(bit, (unsigned long *)&diff, X86_PMC_IDX_MAX) in reprogram_counters()
|
| /linux/drivers/net/can/rcar/ |
| H A D | rcar_canfd.c | 690 for_each_set_bit(ch, &gpriv->channels_mask, in rcar_canfd_set_mode()
739 for_each_set_bit(ch, &gpriv->channels_mask, gpriv->info->max_channels) { in rcar_canfd_reset_controller()
780 for_each_set_bit(ch, &gpriv->channels_mask, gpriv->info->max_channels) { in rcar_canfd_configure_controller()
1160 for_each_set_bit(ch, &gpriv->channels_mask, gpriv->info->max_channels) in rcar_canfd_global_err_interrupt()
1192 for_each_set_bit(ch, &gpriv->channels_mask, gpriv->info->max_channels) in rcar_canfd_global_receive_fifo_interrupt()
1206 for_each_set_bit(ch, &gpriv->channels_mask, gpriv->info->max_channels) { in rcar_canfd_global_interrupt()
1302 for_each_set_bit(ch, &gpriv->channels_mask, gpriv->info->max_channels) { in rcar_canfd_channel_interrupt()
2018 for_each_set_bit(ch, &gpriv->channels_mask, info->max_channels) { in rcar_canfd_probe()
2044 for_each_set_bit(ch, &gpriv->channels_mask, info->max_channels) { in rcar_canfd_probe()
2058 for_each_set_bit(ch, &gpriv->channels_mask, info->max_channels) in rcar_canfd_probe()
[all …]
|
| /linux/drivers/net/ethernet/marvell/octeontx2/af/ |
| H A D | mcs_cnf10kb.c | 171 for_each_set_bit(sc, sc_bmap->bmap, mcs->hw->sc_entries) { in cnf10kb_mcs_tx_pn_thresh_reached_handler()
204 for_each_set_bit(sc, sc_bmap->bmap, mcs->hw->sc_entries) { in cnf10kb_mcs_tx_pn_wrapped_handler()
|
| /linux/drivers/iio/common/st_sensors/ |
| H A D | st_sensors_buffer.c | 28 for_each_set_bit(i, indio_dev->active_scan_mask, num_data_channels) { in st_sensors_get_buffer_element()
|
| /linux/arch/riscv/kvm/ |
| H A D | vcpu_pmu.c | 175 for_each_set_bit(i, &cmask, BITS_PER_LONG) { in kvm_pmu_get_programmable_pmc_index()
508 for_each_set_bit(i, &ctr_mask, RISCV_MAX_COUNTERS) { in kvm_riscv_vcpu_pmu_ctr_start()
579 for_each_set_bit(i, &ctr_mask, RISCV_MAX_COUNTERS) { in kvm_riscv_vcpu_pmu_ctr_stop()
834 for_each_set_bit(i, kvpmu->pmc_in_use, RISCV_KVM_MAX_COUNTERS) { in kvm_riscv_vcpu_pmu_deinit()
|