| /linux/drivers/gpu/drm/radeon/ |
| H A D | trinity_dpm.c | 946 if ((old_rps->evclk != new_rps->evclk) || in trinity_set_vce_clock()
949 if (new_rps->evclk || new_rps->ecclk) in trinity_set_vce_clock()
953 radeon_set_vce_clocks(rdev, new_rps->evclk, new_rps->ecclk); in trinity_set_vce_clock()
1457 u32 evclk, u32 ecclk, u16 *voltage) in trinity_get_vce_clock_voltage() argument
1464 if (((evclk == 0) && (ecclk == 0)) || in trinity_get_vce_clock_voltage()
1471 if ((evclk <= table->entries[i].evclk) && in trinity_get_vce_clock_voltage()
1507 new_rps->evclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].evclk; in trinity_apply_state_adjust_rules()
1510 new_rps->evclk = 0; in trinity_apply_state_adjust_rules()
1528 trinity_get_vce_clock_voltage(rdev, new_rps->evclk, new_rps->ecclk, &min_vce_voltage); in trinity_apply_state_adjust_rules()
|
| H A D | kv_dpm.c | 748 pi->vce_level[i].Frequency = cpu_to_be32(table->entries[i].evclk); in kv_populate_vce_table()
752 (u8)kv_get_clk_bypass(rdev, table->entries[i].evclk); in kv_populate_vce_table()
755 table->entries[i].evclk, false, ÷rs); in kv_populate_vce_table()
1279 static u8 kv_get_vce_boot_level(struct radeon_device *rdev, u32 evclk) in kv_get_vce_boot_level() argument
1286 if (table->entries[i].evclk >= evclk) in kv_get_vce_boot_level()
1302 if (radeon_new_state->evclk > 0 && radeon_current_state->evclk == 0) { in kv_update_vce_dpm()
1309 pi->vce_boot_level = kv_get_vce_boot_level(rdev, radeon_new_state->evclk); in kv_update_vce_dpm()
1326 } else if (radeon_new_state->evclk == 0 && radeon_current_state->evclk > 0) { in kv_update_vce_dpm()
1951 new_rps->evclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].evclk; in kv_apply_state_adjust_rules()
1954 new_rps->evclk = 0; in kv_apply_state_adjust_rules()
[all …]
|
| H A D | si_dpm.c | 2871 u32 evclk, u32 ecclk, u16 *voltage) in si_get_vce_clock_voltage() argument
2878 if (((evclk == 0) && (ecclk == 0)) || in si_get_vce_clock_voltage()
2885 if ((evclk <= table->entries[i].evclk) && in si_get_vce_clock_voltage()
2951 rps->evclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].evclk; in si_apply_state_adjust_rules()
2953 si_get_vce_clock_voltage(rdev, rps->evclk, rps->ecclk, in si_apply_state_adjust_rules()
2956 rps->evclk = 0; in si_apply_state_adjust_rules()
5878 if ((old_rps->evclk != new_rps->evclk) || in si_set_vce_clock()
5881 if (new_rps->evclk || new_rps->ecclk) in si_set_vce_clock()
5885 radeon_set_vce_clocks(rdev, new_rps->evclk, new_rps->ecclk); in si_set_vce_clock()
|
| H A D | ci_dpm.c | 776 rps->evclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].evclk; in ci_apply_state_adjust_rules()
779 rps->evclk = 0; in ci_apply_state_adjust_rules()
2660 rdev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[count].evclk; in ci_populate_smc_vce_level()
4059 if (table->entries[i].evclk >= min_evclk) in ci_get_vce_boot_level()
4074 if (radeon_current_state->evclk != radeon_new_state->evclk) { in ci_update_vce_dpm()
4075 if (radeon_new_state->evclk) { in ci_update_vce_dpm()
|
| H A D | ni.c | 2692 int tn_set_vce_clocks(struct radeon_device *rdev, u32 evclk, u32 ecclk) in tn_set_vce_clocks() argument
|
| /linux/drivers/gpu/drm/amd/pm/powerplay/inc/ |
| H A D | power_state.h | 181 unsigned long evclk; member
|
| /linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
| H A D | smu10_hwmgr.h | 131 uint32_t evclk; member
|
| H A D | smu8_hwmgr.h | 147 uint32_t evclk; member
|
| H A D | vega10_hwmgr.h | 101 uint32_t evclk; member
|
| H A D | vega20_hwmgr.h | 118 uint32_t evclk; member
|
| /linux/drivers/gpu/drm/amd/pm/legacy-dpm/ |
| H A D | si_dpm.c | 3041 u32 evclk, u32 ecclk, u16 *voltage) in si_get_vce_clock_voltage() argument
3048 if (((evclk == 0) && (ecclk == 0)) || in si_get_vce_clock_voltage()
3055 if ((evclk <= table->entries[i].evclk) && in si_get_vce_clock_voltage()
3525 rps->evclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].evclk; in si_apply_state_adjust_rules()
3527 si_get_vce_clock_voltage(adev, rps->evclk, rps->ecclk, in si_apply_state_adjust_rules()
3530 rps->evclk = 0; in si_apply_state_adjust_rules()
7063 if ((old_rps->evclk != new_rps->evclk) || in si_set_vce_clock()
7066 dev_dbg(adev->dev, "set VCE clocks: %u, %u\n", new_rps->evclk, new_rps->ecclk); in si_set_vce_clock()
7068 if (new_rps->evclk || new_rps->ecclk) { in si_set_vce_clock()
7069 amdgpu_asic_set_vce_clocks(adev, new_rps->evclk, new_rps->ecclk); in si_set_vce_clock()
[all …]
|
| H A D | legacy_dpm.c | 412 adev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[i].evclk = in amdgpu_parse_extended_power_table()
428 adev->pm.dpm.vce_states[i].evclk = in amdgpu_parse_extended_power_table()
|
| /linux/drivers/gpu/drm/amd/include/ |
| H A D | kgd_pp_interface.h | 48 u32 evclk; member
|
| /linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
| H A D | ci_smumgr.c | 1580 table->VceLevel[count].Frequency = vce_table->entries[count].evclk; in ci_populate_smc_vce_level()
|