Home
last modified time | relevance | path

Searched refs:enetc_port_wr (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/net/ethernet/freescale/enetc/
H A Denetc_pf.c50 enetc_port_wr(hw, ENETC_PSIPVMR, ENETC_PSIPVMR_SET_VP(si_map) | val); in enetc_set_vlan_promisc()
72 enetc_port_wr(hw, ENETC_PSIVLANR(si), val); in enetc_set_isol_vlan()
122 enetc_port_wr(&si->hw, ENETC_PSIUMHFR0(si_idx, err), 0); in enetc_clear_mac_ht_flt()
123 enetc_port_wr(&si->hw, ENETC_PSIUMHFR1(si_idx), 0); in enetc_clear_mac_ht_flt()
125 enetc_port_wr(&si->hw, ENETC_PSIMMHFR0(si_idx, err), 0); in enetc_clear_mac_ht_flt()
126 enetc_port_wr(&si->hw, ENETC_PSIMMHFR1(si_idx), 0); in enetc_clear_mac_ht_flt()
136 enetc_port_wr(&si->hw, ENETC_PSIUMHFR0(si_idx, err), in enetc_set_mac_ht_flt()
138 enetc_port_wr(&si->hw, ENETC_PSIUMHFR1(si_idx), in enetc_set_mac_ht_flt()
141 enetc_port_wr(&si->hw, ENETC_PSIMMHFR0(si_idx, err), in enetc_set_mac_ht_flt()
143 enetc_port_wr(&si->hw, ENETC_PSIMMHFR1(si_idx), in enetc_set_mac_ht_flt()
[all …]
H A Denetc4_pf.c109 enetc_port_wr(hw, ENETC4_PSICFGR0(0), val); in enetc4_default_rings_allocation()
123 enetc_port_wr(hw, ENETC4_PSICFGR0(i + 1), val); in enetc4_default_rings_allocation()
141 enetc_port_wr(hw, ENETC4_PSIPVMR, val); in enetc4_pf_set_si_vlan_promisc()
167 enetc_port_wr(hw, ENETC4_PSICFGR2(0), val); in enetc4_set_si_msix_num()
172 enetc_port_wr(hw, ENETC4_PSICFGR2(i + 1), val); in enetc4_set_si_msix_num()
186 enetc_port_wr(hw, ENETC4_PMR, si_bitmap); in enetc4_enable_all_si()
196 enetc_port_wr(hw, ENETC4_PSIVLANFMR, PSIVLANFMR_VS); in enetc4_configure_port_si()
201 enetc_port_wr(hw, ENETC4_PSIPMMR, 0); in enetc4_configure_port_si()
216 enetc_port_wr(hw, ENETC4_PTCTMSDUR(tc), val); in enetc4_pf_reset_tc_msdu()
234 enetc_port_wr(hw, ENETC4_PRSSKR(i), ((u32 *)bytes)[i]); in enetc4_set_rss_key()
[all …]
H A Denetc_ethtool.c709 enetc_port_wr(hw, ENETC_PRSSK(i), ((u32 *)bytes)[i]); in enetc_set_rss_key()
1032 enetc_port_wr(hw, ENETC_PTCFPR(tc), val); in enetc_set_ptcfpr()
1070 enetc_port_wr(&si->hw, ENETC_PM0_CMD_CFG, val & ~ENETC_PM0_RX_EN); in enetc_restart_emac_rx()
1073 enetc_port_wr(&si->hw, ENETC_PM0_CMD_CFG, val); in enetc_restart_emac_rx()
1100 enetc_port_wr(hw, ENETC_PFPMR, val); in enetc_set_mm()
1128 enetc_port_wr(hw, ENETC_MMCSR, val); in enetc_set_mm()
1165 enetc_port_wr(hw, ENETC_MMCSR, val); in enetc_mm_link_state_update()
H A Denetc_hw.h535 #define enetc_port_wr(hw, off, val) enetc_wr_reg((hw)->port + (off), val) macro
H A Denetc.c23 enetc_port_wr(&si->hw, reg, val); in enetc_port_mac_wr()
25 enetc_port_wr(&si->hw, reg + si->drvdata->pmac_offset, val); in enetc_port_mac_wr()