| /linux/arch/arm/mach-omap2/ |
| H A D | display.c | 75 u32 enable_mask, enable_shift; in omap4_dsi_mux_pads() local
82 enable_shift = OMAP4_DSI1_LANEENABLE_SHIFT; in omap4_dsi_mux_pads()
87 enable_shift = OMAP4_DSI2_LANEENABLE_SHIFT; in omap4_dsi_mux_pads()
103 reg |= (lanes << enable_shift) & enable_mask; in omap4_dsi_mux_pads()
|
| /linux/drivers/regulator/ |
| H A D | aat2870-regulator.c | 24 u8 enable_shift; member
139 ri->enable_shift = id - AAT2870_ID_LDOA; in aat2870_get_regulator()
140 ri->enable_mask = 0x1 << ri->enable_shift; in aat2870_get_regulator()
|
| /linux/sound/soc/mediatek/mt8192/ |
| H A D | mt8192-afe-pcm.c | 861 .enable_shift = DL1_ON_SFT,
886 .enable_shift = DL12_ON_SFT,
911 .enable_shift = DL2_ON_SFT,
936 .enable_shift = DL3_ON_SFT,
961 .enable_shift = DL4_ON_SFT,
986 .enable_shift = DL5_ON_SFT,
1011 .enable_shift = DL6_ON_SFT,
1036 .enable_shift = DL7_ON_SFT,
1061 .enable_shift = DL8_ON_SFT,
1086 .enable_shift
[all...] |
| /linux/sound/soc/mediatek/mt8195/ |
| H A D | mt8195-afe-pcm.c | 1811 .enable_shift = 18,
1838 .enable_shift = 19,
1865 .enable_shift = 22,
1892 .enable_shift = 23,
1919 .enable_shift = 24,
1946 .enable_shift = 26,
1973 .enable_shift = 27,
2000 .enable_shift = 1,
2027 .enable_shift = 2,
2054 .enable_shift = 3,
[all …]
|
| /linux/sound/soc/mediatek/mt8186/ |
| H A D | mt8186-afe-pcm.c | 1543 .enable_shift = DL1_ON_SFT,
1577 .enable_shift = DL12_ON_SFT,
1608 .enable_shift = DL2_ON_SFT,
1639 .enable_shift = DL3_ON_SFT,
1670 .enable_shift = DL4_ON_SFT,
1701 .enable_shift = DL5_ON_SFT,
1732 .enable_shift = DL6_ON_SFT,
1763 .enable_shift = DL7_ON_SFT,
1794 .enable_shift = DL8_ON_SFT,
1828 .enable_shift
[all...] |
| /linux/drivers/clk/bcm/ |
| H A D | clk-iproc.h | 175 unsigned int enable_shift; member
|
| H A D | clk-nsp.c | 26 #define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \
|
| H A D | clk-ns2.c | 28 #define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \
|
| H A D | clk-cygnus.c | 36 #define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \
|
| H A D | clk-sr.c | 30 #define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \
|
| H A D | clk-iproc-pll.c | 584 val &= ~(1 << ctrl->enable.enable_shift); in iproc_clk_enable()
606 val |= 1 << ctrl->enable.enable_shift; in iproc_clk_disable()
|
| /linux/sound/soc/mediatek/mt8173/ |
| H A D | mt8173-afe-pcm.c | 717 .enable_shift = 1,
733 .enable_shift = 2,
749 .enable_shift = 3,
765 .enable_shift = 4,
781 .enable_shift = 6,
797 .enable_shift = 7,
|
| /linux/sound/soc/mediatek/common/ |
| H A D | mtk-base-afe.h | 54 int enable_shift; member
|
| /linux/sound/soc/mediatek/mt8365/ |
| H A D | mt8365-afe-pcm.c | 1634 .enable_shift = 1,
1652 .enable_shift = 2,
1670 .enable_shift = 0,
1688 .enable_shift = 6,
1706 .enable_shift = 3,
1724 .enable_shift = 9,
1742 .enable_shift = 12,
1761 .enable_shift = 0,
|
| /linux/drivers/gpu/drm/radeon/ |
| H A D | kv_dpm.h | 67 u32 enable_shift; member
|
| /linux/drivers/gpu/drm/amd/pm/legacy-dpm/ |
| H A D | kv_dpm.h | 93 u32 enable_shift; member
|
| /linux/drivers/gpu/drm/omapdrm/dss/ |
| H A D | dsi.c | 1496 u32 enable_mask, enable_shift; in dsi_omap4_mux_pads() local
1501 enable_shift = OMAP4_DSI1_LANEENABLE_SHIFT; in dsi_omap4_mux_pads()
1506 enable_shift = OMAP4_DSI2_LANEENABLE_SHIFT; in dsi_omap4_mux_pads()
1515 (lanes << enable_shift) | (lanes << pipd_shift)); in dsi_omap4_mux_pads()
1528 u32 enable_shift; in dsi_omap5_mux_pads() local
1531 enable_shift = OMAP5_DSI1_LANEENABLE_SHIFT; in dsi_omap5_mux_pads()
1533 enable_shift = OMAP5_DSI2_LANEENABLE_SHIFT; in dsi_omap5_mux_pads()
1538 OMAP5_DSI_LANEENABLE_MASK << enable_shift, in dsi_omap5_mux_pads()
1539 lanes << enable_shift); in dsi_omap5_mux_pads()
|
| /linux/sound/soc/mediatek/mt8183/ |
| H A D | mt8183-afe-pcm.c | 445 .enable_shift = _id##_ON_SFT, \
|