Home
last modified time | relevance | path

Searched refs:dwb_pipe_inst (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/core/
H A Ddc_stream.c569 if (wb_info->dwb_pipe_inst >= MAX_DWB_PIPES) { in dc_stream_add_writeback()
578 dwb = dc->res_pool->dwbc[wb_info->dwb_pipe_inst]; in dc_stream_add_writeback()
586 stream->writeback_info[i].dwb_pipe_inst == wb_info->dwb_pipe_inst) { in dc_stream_add_writeback()
599 struct dwbc *dwb = dc->res_pool->dwbc[wb_info->dwb_pipe_inst]; in dc_stream_add_writeback()
611 struct dwbc *dwb = dc->res_pool->dwbc[wb_info->dwb_pipe_inst]; in dc_stream_add_writeback()
627 uint32_t dwb_pipe_inst) in dc_stream_fc_disable_writeback() argument
629 struct dwbc *dwb = dc->res_pool->dwbc[dwb_pipe_inst]; in dc_stream_fc_disable_writeback()
636 if (dwb_pipe_inst >= MAX_DWB_PIPES) { in dc_stream_fc_disable_writeback()
664 uint32_t dwb_pipe_inst) in dc_stream_remove_writeback() argument
672 if (dwb_pipe_inst >= MAX_DWB_PIPES) { in dc_stream_remove_writeback()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddc_stream.h99 int dwb_pipe_inst; member
483 uint32_t dwb_pipe_inst);
487 uint32_t dwb_pipe_inst);
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
H A Ddcn20_hwseq.h120 unsigned int dwb_pipe_inst);
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn401/
H A Ddcn401_hwseq.c3169 ASSERT(wb_info->dwb_pipe_inst < dc->res_pool->res_cap->num_dwb); in dcn401_program_all_writeback_pipes_in_tree_sequence()
3170 dwb = dc->res_pool->dwbc[wb_info->dwb_pipe_inst]; in dcn401_program_all_writeback_pipes_in_tree_sequence()
3196 if (!wb_info->wb_enabled || wb_info->dwb_pipe_inst >= dc->res_pool->res_cap->num_dwb) in dcn401_enable_writeback_sequence()
3199 dwb = dc->res_pool->dwbc[wb_info->dwb_pipe_inst]; in dcn401_enable_writeback_sequence()
3200 mcif_wb = dc->res_pool->mcif_wb[wb_info->dwb_pipe_inst]; in dcn401_enable_writeback_sequence()
3209 …_arb(seq_state, mcif_wb, &context->bw_ctx.bw.dcn.bw_writeback.mcif_wb_arb[wb_info->dwb_pipe_inst]); in dcn401_enable_writeback_sequence()
3215 hwss_add_mpc_set_dwb_mux(seq_state, dc->res_pool->mpc, wb_info->dwb_pipe_inst, mpcc_inst); in dcn401_enable_writeback_sequence()
3229 if (wb_info->dwb_pipe_inst >= dc->res_pool->res_cap->num_dwb) in dcn401_disable_writeback_sequence()
3232 dwb = dc->res_pool->dwbc[wb_info->dwb_pipe_inst]; in dcn401_disable_writeback_sequence()
3233 mcif_wb = dc->res_pool->mcif_wb[wb_info->dwb_pipe_inst]; in dcn401_disable_writeback_sequence()
[all …]
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm.c10726 wb_info->dwb_pipe_inst = 0; in dm_set_writeback()