Home
last modified time | relevance | path

Searched refs:dummy_irq_entry (Results 1 – 18 of 18) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/irq/dcn201/
H A Dirq_service_dcn201.c225 #define dummy_irq_entry() \ macro
231 [DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()
234 [DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()
237 [DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()
240 [DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()
249 [DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),
252 dummy_irq_entry(),
253 dummy_irq_entry(),
254 dummy_irq_entry(),
255 dummy_irq_entry(),
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn31/
H A Dirq_service_dcn31.c295 #define dummy_irq_entry() \ macro
301 [DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()
304 [DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()
307 [DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()
310 [DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()
319 [DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),
342 [DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),
347 [DC_IRQ_SOURCE_PFLIP5] = dummy_irq_entry(),
348 [DC_IRQ_SOURCE_PFLIP6] = dummy_irq_entry(),
349 [DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn315/
H A Dirq_service_dcn315.c302 #define dummy_irq_entry() \ macro
308 [DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()
311 [DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()
314 [DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()
317 [DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()
326 [DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),
349 [DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),
354 [DC_IRQ_SOURCE_PFLIP5] = dummy_irq_entry(),
355 [DC_IRQ_SOURCE_PFLIP6] = dummy_irq_entry(),
356 [DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn32/
H A Dirq_service_dcn32.c296 #define dummy_irq_entry() \ macro
302 [DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()
305 [DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()
308 [DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()
311 [DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()
320 [DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),
343 [DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),
348 [DC_IRQ_SOURCE_PFLIP5] = dummy_irq_entry(),
349 [DC_IRQ_SOURCE_PFLIP6] = dummy_irq_entry(),
350 [DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn314/
H A Dirq_service_dcn314.c297 #define dummy_irq_entry() \ macro
303 [DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()
306 [DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()
309 [DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()
312 [DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()
321 [DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),
344 [DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),
349 [DC_IRQ_SOURCE_PFLIP5] = dummy_irq_entry(),
350 [DC_IRQ_SOURCE_PFLIP6] = dummy_irq_entry(),
351 [DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn401/
H A Dirq_service_dcn401.c275 #define dummy_irq_entry() \ macro
281 [DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()
284 [DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()
287 [DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()
290 [DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()
299 [DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),
320 [DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),
325 [DC_IRQ_SOURCE_PFLIP5] = dummy_irq_entry(),
326 [DC_IRQ_SOURCE_PFLIP6] = dummy_irq_entry(),
327 [DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dce80/
H A Dirq_service_dce80.c169 #define dummy_irq_entry() \ macro
175 [DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()
178 [DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()
181 [DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()
184 [DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()
194 [DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),
219 [DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),
226 [DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),
264 [DC_IRQ_SOURCE_DMCU_SCP] = dummy_irq_entry(),
265 [DC_IRQ_SOURCE_VBIOS_SW] = dummy_irq_entry(),
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn10/
H A Dirq_service_dcn10.c266 #define dummy_irq_entry() \ macro
272 [DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()
275 [DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()
278 [DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()
281 [DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()
290 [DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),
315 [DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),
320 [DC_IRQ_SOURCE_PFLIP5] = dummy_irq_entry(),
321 [DC_IRQ_SOURCE_PFLIP6] = dummy_irq_entry(),
322 [DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn351/
H A Dirq_service_dcn351.c261 #define dummy_irq_entry(irqno) \ macro
265 dummy_irq_entry(DC_IRQ_SOURCE_I2C_DDC ## reg_num)
268 dummy_irq_entry(DC_IRQ_SOURCE_DPSINK ## reg_num)
271 dummy_irq_entry(DC_IRQ_SOURCE_GPIOPAD ## reg_num)
274 dummy_irq_entry(DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW)
282 dummy_irq_entry(DC_IRQ_SOURCE_INVALID); \
305 dummy_irq_entry(DC_IRQ_SOURCE_TIMER); \
310 dummy_irq_entry(DC_IRQ_SOURCE_PFLIP5); \
311 dummy_irq_entry(DC_IRQ_SOURCE_PFLIP6); \
312 dummy_irq_entry(DC_IRQ_SOURCE_PFLIP_UNDERLAY0); \
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn35/
H A Dirq_service_dcn35.c282 #define dummy_irq_entry(irqno) \ macro
286 dummy_irq_entry(DC_IRQ_SOURCE_I2C_DDC ## reg_num)
289 dummy_irq_entry(DC_IRQ_SOURCE_DPSINK ## reg_num)
292 dummy_irq_entry(DC_IRQ_SOURCE_GPIOPAD ## reg_num)
295 dummy_irq_entry(DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW)
303 dummy_irq_entry(DC_IRQ_SOURCE_INVALID); \
326 dummy_irq_entry(DC_IRQ_SOURCE_TIMER); \
331 dummy_irq_entry(DC_IRQ_SOURCE_PFLIP5); \
332 dummy_irq_entry(DC_IRQ_SOURCE_PFLIP6); \
333 dummy_irq_entry(DC_IRQ_SOURCE_PFLIP_UNDERLAY0); \
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dce120/
H A Dirq_service_dce120.c160 #define dummy_irq_entry() \ macro
166 [DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()
169 [DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()
172 [DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()
175 [DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()
184 [DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),
209 [DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),
216 [DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),
254 [DC_IRQ_SOURCE_DMCU_SCP] = dummy_irq_entry(),
255 [DC_IRQ_SOURCE_VBIOS_SW] = dummy_irq_entry(),
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn21/
H A Dirq_service_dcn21.c300 #define dummy_irq_entry() \ macro
306 [DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()
309 [DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()
312 [DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()
315 [DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()
324 [DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),
347 [DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),
352 [DC_IRQ_SOURCE_PFLIP5] = dummy_irq_entry(),
353 [DC_IRQ_SOURCE_PFLIP6] = dummy_irq_entry(),
354 [DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dce60/
H A Dirq_service_dce60.c177 #define dummy_irq_entry() \ macro
183 [DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()
186 [DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()
189 [DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()
192 [DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()
202 [DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),
227 [DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),
234 [DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),
272 [DC_IRQ_SOURCE_DMCU_SCP] = dummy_irq_entry(),
273 [DC_IRQ_SOURCE_VBIOS_SW] = dummy_irq_entry(),
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn303/
H A Dirq_service_dcn303.c203 #define dummy_irq_entry() { .funcs = &dummy_irq_info_funcs } macro
206 [DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()
209 [DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()
212 [DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()
215 [DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()
223 [DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),
232 [DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),
235 [DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),
269 [DC_IRQ_SOURCE_DMCU_SCP] = dummy_irq_entry(),
270 [DC_IRQ_SOURCE_VBIOS_SW] = dummy_irq_entry(),
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn20/
H A Dirq_service_dcn20.c271 #define dummy_irq_entry() \ macro
277 [DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()
280 [DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()
283 [DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()
286 [DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()
295 [DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),
320 [DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),
327 [DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),
365 [DC_IRQ_SOURCE_DMCU_SCP] = dummy_irq_entry(),
366 [DC_IRQ_SOURCE_VBIOS_SW] = dummy_irq_entry(),
/linux/drivers/gpu/drm/amd/display/dc/irq/dce110/
H A Dirq_service_dce110.c165 #define dummy_irq_entry() \ macro
171 [DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()
174 [DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()
177 [DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()
180 [DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()
239 [DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),
264 [DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),
271 [DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),
309 [DC_IRQ_SOURCE_DMCU_SCP] = dummy_irq_entry(),
310 [DC_IRQ_SOURCE_VBIOS_SW] = dummy_irq_entry(),
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn302/
H A Dirq_service_dcn302.c279 #define dummy_irq_entry() { .funcs = &dummy_irq_info_funcs } macro
282 [DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()
285 [DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()
288 [DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()
291 [DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()
299 [DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),
320 [DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),
326 [DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),
363 [DC_IRQ_SOURCE_DMCU_SCP] = dummy_irq_entry(),
364 [DC_IRQ_SOURCE_VBIOS_SW] = dummy_irq_entry(),
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn30/
H A Dirq_service_dcn30.c307 #define dummy_irq_entry() \ macro
313 [DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()
316 [DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()
319 [DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()
322 [DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()
331 [DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),
356 [DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),
363 [DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),
401 [DC_IRQ_SOURCE_DMCU_SCP] = dummy_irq_entry(),
402 [DC_IRQ_SOURCE_VBIOS_SW] = dummy_irq_entry(),