Home
last modified time | relevance | path

Searched refs:dt_id (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/clk/tegra/
H A Dclk-tegra114.c634 [tegra_clk_rtc] = { .dt_id = TEGRA114_CLK_RTC, .present = true },
635 [tegra_clk_timer] = { .dt_id = TEGRA114_CLK_TIMER, .present = true },
636 [tegra_clk_uarta] = { .dt_id = TEGRA114_CLK_UARTA, .present = true },
637 [tegra_clk_uartd] = { .dt_id = TEGRA114_CLK_UARTD, .present = true },
638 [tegra_clk_sdmmc2_8] = { .dt_id = TEGRA114_CLK_SDMMC2, .present = true },
639 [tegra_clk_i2s1] = { .dt_id = TEGRA114_CLK_I2S1, .present = true },
640 [tegra_clk_i2c1] = { .dt_id = TEGRA114_CLK_I2C1, .present = true },
641 [tegra_clk_ndflash] = { .dt_id = TEGRA114_CLK_NDFLASH, .present = true },
642 [tegra_clk_sdmmc1_8] = { .dt_id = TEGRA114_CLK_SDMMC1, .present = true },
643 [tegra_clk_sdmmc4_8] = { .dt_id = TEGRA114_CLK_SDMMC4, .present = true },
[all …]
H A Dclk-tegra124.c748 [tegra_clk_ispb] = { .dt_id = TEGRA124_CLK_ISPB, .present = true },
749 [tegra_clk_rtc] = { .dt_id = TEGRA124_CLK_RTC, .present = true },
750 [tegra_clk_timer] = { .dt_id = TEGRA124_CLK_TIMER, .present = true },
751 [tegra_clk_uarta] = { .dt_id = TEGRA124_CLK_UARTA, .present = true },
752 [tegra_clk_sdmmc2_8] = { .dt_id = TEGRA124_CLK_SDMMC2, .present = true },
753 [tegra_clk_i2s1] = { .dt_id = TEGRA124_CLK_I2S1, .present = true },
754 [tegra_clk_i2c1] = { .dt_id = TEGRA124_CLK_I2C1, .present = true },
755 [tegra_clk_sdmmc1_8] = { .dt_id = TEGRA124_CLK_SDMMC1, .present = true },
756 [tegra_clk_sdmmc4_8] = { .dt_id = TEGRA124_CLK_SDMMC4, .present = true },
757 [tegra_clk_pwm] = { .dt_id = TEGRA124_CLK_PWM, .present = true },
[all …]
H A Dclk-tegra210.c2359 [tegra_clk_ispb] = { .dt_id = TEGRA210_CLK_ISPB, .present = true },
2360 [tegra_clk_rtc] = { .dt_id = TEGRA210_CLK_RTC, .present = true },
2361 [tegra_clk_timer] = { .dt_id = TEGRA210_CLK_TIMER, .present = true },
2362 [tegra_clk_uarta_8] = { .dt_id = TEGRA210_CLK_UARTA, .present = true },
2363 [tegra_clk_i2s1] = { .dt_id = TEGRA210_CLK_I2S1, .present = true },
2364 [tegra_clk_i2c1] = { .dt_id = TEGRA210_CLK_I2C1, .present = true },
2365 [tegra_clk_sdmmc1_9] = { .dt_id = TEGRA210_CLK_SDMMC1, .present = true },
2366 [tegra_clk_pwm] = { .dt_id = TEGRA210_CLK_PWM, .present = true },
2367 [tegra_clk_i2s2] = { .dt_id = TEGRA210_CLK_I2S2, .present = true },
2368 [tegra_clk_usbd] = { .dt_id = TEGRA210_CLK_USBD, .present = true },
[all …]
H A Dclk.c361 clk_register_clkdev(clks[dev_clks->dt_id], dev_clks->con_id, in tegra_register_devclks()
375 return &clks[tegra_clk[clk_id].dt_id]; in tegra_lookup_dt_id()
H A Dclk.h831 int dt_id; member
836 int dt_id; member
/linux/drivers/thermal/mediatek/
H A Dlvts_thermal.c121 int dt_id; member
170 int dt_id; member
663 int dt_id = lvts_ctrl_data->lvts_sensor[i].dt_id; in lvts_sensor_init() local
680 lvts_sensor[i].dt_id = dt_id; in lvts_sensor_init()
1303 int dt_id = lvts_sensors[i].dt_id; in lvts_ctrl_start() local
1305 tz = devm_thermal_of_zone_register(dev, dt_id, &lvts_sensors[i], in lvts_ctrl_start()
1528 { .dt_id = MT7987_CPU,
1530 { .dt_id = MT7987_ETH2P5G,
1542 { .dt_id = MT7988_CPU_0,
1544 { .dt_id = MT7988_CPU_1,
[all …]
/linux/drivers/clk/renesas/
H A Dr8a78000-cpg.c20 int dt_id; /* DT binding clock ID or -1 sentinel */ member
55 for (; map->dt_id >= 0; map++) { in clk_map_find()
56 if (map->dt_id == id) in clk_map_find()
/linux/drivers/scsi/
H A Dch.c71 static int dt_id[CH_DT_MAX] = { [ 0 ... (CH_DT_MAX-1) ] = -1 }; variable
73 module_param_array(dt_id, int, NULL, 0444);
377 if (elem < CH_DT_MAX && -1 != dt_id[elem]) { in ch_readconfig()
378 id = dt_id[elem]; in ch_readconfig()
/linux/Documentation/scsi/
H A Dscsi-changer.rst138 dt_id=<id1>,<id2>,... / dt_lun=<lun1>,<lun2>,...