Home
last modified time | relevance | path

Searched refs:dsc_inst (Results 1 – 17 of 17) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/pg/dcn35/
H A Ddcn35_pg_cntl.c47 static bool pg_cntl35_dsc_pg_status(struct pg_cntl *pg_cntl, unsigned int dsc_inst) in pg_cntl35_dsc_pg_status() argument
55 switch (dsc_inst) { in pg_cntl35_dsc_pg_status()
76 void pg_cntl35_dsc_pg_control(struct pg_cntl *pg_cntl, unsigned int dsc_inst, bool power_on) in pg_cntl35_dsc_pg_control() argument
90 block_enabled = pg_cntl35_dsc_pg_status(pg_cntl, dsc_inst); in pg_cntl35_dsc_pg_control()
103 switch (dsc_inst) { in pg_cntl35_dsc_pg_control()
141 if (dsc_inst < MAX_PIPES) in pg_cntl35_dsc_pg_control()
142 pg_cntl->pg_pipe_res_enable[PG_DSC][dsc_inst] = power_on; in pg_cntl35_dsc_pg_control()
H A Ddcn35_pg_cntl.h172 void pg_cntl35_dsc_pg_control(struct pg_cntl *pg_cntl, unsigned int dsc_inst, bool power_on);
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn32/
H A Ddcn32_hwseq.h35 unsigned int dsc_inst,
108 unsigned int dsc_inst);
H A Ddcn32_hwseq.c72 unsigned int dsc_inst, in dcn32_dsc_pg_control() argument
93 DC_LOG_DSC("%s DSC power gate for inst %d", power_gate ? "enable" : "disable", dsc_inst); in dcn32_dsc_pg_control()
94 switch (dsc_inst) { in dcn32_dsc_pg_control()
1491 unsigned int dsc_inst) in dcn32_dsc_pg_status() argument
1495 switch (dsc_inst) { in dcn32_dsc_pg_status()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn302/
H A Ddcn302_hwseq.c159 void dcn302_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on) in dcn302_dsc_pg_control() argument
175 switch (dsc_inst) { in dcn302_dsc_pg_control()
H A Ddcn302_hwseq.h33 void dcn302_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on);
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn303/
H A Ddcn303_hwseq.h34 void dcn303_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on);
H A Ddcn303_hwseq.c56 void dcn303_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on) in dcn303_dsc_pg_control() argument
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn314/
H A Ddcn314_hwseq.h36 void dcn314_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on);
/linux/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Dpg_cntl.h40 void (*dsc_pg_control)(struct pg_cntl *pg_cntl, unsigned int dsc_inst, bool power_on);
H A Ddccg.h336 void (*set_dto_dscclk)(struct dccg *dccg, uint32_t dsc_inst, uint32_t num_slices_h);
337 void (*set_ref_dscclk)(struct dccg *dccg, uint32_t dsc_inst);
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn31/
H A Ddcn31_hwseq.c281 unsigned int dsc_inst, in dcn31_dsc_pg_control() argument
295 hws->ctx->dc->res_pool->dccg, dsc_inst); in dcn31_dsc_pg_control()
301 switch (dsc_inst) { in dcn31_dsc_pg_control()
337 hws->ctx->dc->res_pool->dccg, dsc_inst); in dcn31_dsc_pg_control()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
H A Ddcn20_hwseq.h135 unsigned int dsc_inst,
H A Ddcn20_hwseq.c461 unsigned int dsc_inst, in dcn20_dsc_pg_control() argument
478 switch (dsc_inst) { in dcn20_dsc_pg_control()
/linux/drivers/gpu/drm/amd/display/dc/core/
H A Ddc_hw_sequencer.c2839 int dsc_inst = params->dsc_pg_status_params.dsc_inst; in hwss_dsc_pg_status() local
2842 params->dsc_pg_status_params.is_ungated = hws->funcs.dsc_pg_status(hws, dsc_inst); in hwss_dsc_pg_status()
2874 int dsc_inst = params->dccg_set_ref_dscclk_params.dsc_inst; in hwss_dccg_set_ref_dscclk() local
2882 dccg->funcs->set_ref_dscclk(dccg, dsc_inst); in hwss_dccg_set_ref_dscclk()
3619 int dsc_inst, in hwss_add_dsc_pg_status() argument
3625 seq_state->steps[*seq_state->num_steps].params.dsc_pg_status_params.dsc_inst = dsc_inst; in hwss_add_dsc_pg_status()
3657 int dsc_inst, in hwss_add_dccg_set_ref_dscclk() argument
3663 seq_state->steps[*seq_state->num_steps].params.dccg_set_ref_dscclk_params.dsc_inst = dsc_inst; in hwss_add_dccg_set_ref_dscclk()
/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn401/
H A Ddcn401_dccg.c763 uint32_t dsc_inst) in dccg401_set_ref_dscclk() argument
767 switch (dsc_inst) { in dccg401_set_ref_dscclk()
/linux/drivers/gpu/drm/amd/display/dc/hwss/
H A Dhw_sequencer.h610 int dsc_inst; member
626 int dsc_inst; member
1850 int dsc_inst,
1863 int dsc_inst,