Home
last modified time | relevance | path

Searched refs:dpp_reg_state (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn30/
H A Ddcn30_dpp.c87 void dpp30_read_reg_state(struct dpp *dpp_base, struct dcn_dpp_reg_state *dpp_reg_state) in dpp30_read_reg_state() argument
91 dpp_reg_state->recout_start = REG_READ(RECOUT_START); in dpp30_read_reg_state()
92 dpp_reg_state->recout_size = REG_READ(RECOUT_SIZE); in dpp30_read_reg_state()
93 dpp_reg_state->scl_horz_filter_scale_ratio = REG_READ(SCL_HORZ_FILTER_SCALE_RATIO); in dpp30_read_reg_state()
94 dpp_reg_state->scl_vert_filter_scale_ratio = REG_READ(SCL_VERT_FILTER_SCALE_RATIO); in dpp30_read_reg_state()
95 dpp_reg_state->scl_mode = REG_READ(SCL_MODE); in dpp30_read_reg_state()
96 dpp_reg_state->cm_control = REG_READ(CM_CONTROL); in dpp30_read_reg_state()
97 dpp_reg_state->dpp_control = REG_READ(DPP_CONTROL); in dpp30_read_reg_state()
98 dpp_reg_state->dscl_control = REG_READ(DSCL_CONTROL); in dpp30_read_reg_state()
99 dpp_reg_state->obuf_control = REG_READ(OBUF_CONTROL); in dpp30_read_reg_state()
[all …]
H A Ddcn30_dpp.h597 void dpp30_read_reg_state(struct dpp *dpp_base, struct dcn_dpp_reg_state *dpp_reg_state);
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn30/
H A Ddcn30_hwseq.c1263 dpp->funcs->dpp_read_reg_state(dpp, out_data->dpp_reg_state[i]); in dcn30_get_underflow_debug_data()
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddc.h1883 struct dcn_dpp_reg_state *dpp_reg_state[MAX_PIPES]; member