Home
last modified time | relevance | path

Searched refs:dml_core_ctx (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml2/
H A Ddml2_wrapper.c74 if (dml2->v20.dml_core_ctx.project != dml_project_dcn35 && in map_hw_resources()
75 dml2->v20.dml_core_ctx.project != dml_project_dcn351) { in map_hw_resources()
100 s->mode_support_params.mode_lib = &dml2->v20.dml_core_ctx; in pack_and_call_dml_mode_support_ex()
235 build_unoptimized_policy_settings(dml2->v20.dml_core_ctx.project, &dml2->v20.dml_core_ctx.policy); in calculate_lowest_supported_state_for_temp_read()
260 for (i = 0; i < dml2->v20.dml_core_ctx.states.num_states; i++) { in calculate_lowest_supported_state_for_temp_read()
261 …s->uclk_change_latencies[i] = dml2->v20.dml_core_ctx.states.state_array[i].dram_clock_change_laten… in calculate_lowest_supported_state_for_temp_read()
265 for (j = 0; j < dml2->v20.dml_core_ctx.states.num_states; j++) { in calculate_lowest_supported_state_for_temp_read()
266 …dml2->v20.dml_core_ctx.states.state_array[j].dram_clock_change_latency_us = s_global->dummy_pstate… in calculate_lowest_supported_state_for_temp_read()
273 …dml_result = dml_mode_programming(&dml2->v20.dml_core_ctx, s_global->mode_support_params.out_lowes… in calculate_lowest_supported_state_for_temp_read()
277 dml2_extract_watermark_set(&dml2->v20.g6_temp_read_watermark_set, &dml2->v20.dml_core_ctx); in calculate_lowest_supported_state_for_temp_read()
[all …]
H A Ddml2_utils.c285 …context->bw_ctx.bw.dcn.clk.dcfclk_deep_sleep_khz = (unsigned int)in_ctx->v20.dml_core_ctx.mp.DCFCL… in dml2_calculate_rq_and_dlg_params()
288 if (in_ctx->v20.dml_core_ctx.ms.support.FCLKChangeSupport[0] == dml_fclock_change_unsupported) in dml2_calculate_rq_and_dlg_params()
296 …context->bw_ctx.bw.dcn.compbuf_size_kb = in_ctx->v20.dml_core_ctx.ip.config_return_buffer_size_in_… in dml2_calculate_rq_and_dlg_params()
321 …ntext->res_ctx.pipe_ctx[dc_pipe_ctx_index], &context->bw_ctx.dml2->v20.dml_core_ctx, dml_pipe_idx); in dml2_calculate_rq_and_dlg_params()
329 …er_size_kb = dml_get_det_buffer_size_kbytes(&context->bw_ctx.dml2->v20.dml_core_ctx, dml_pipe_idx); in dml2_calculate_rq_and_dlg_params()
331 …context->res_ctx.pipe_ctx[dc_pipe_ctx_index].unbounded_req = in_ctx->v20.dml_core_ctx.ms.Unbounded… in dml2_calculate_rq_and_dlg_params()
335 ….bw.dppclk_khz = dml_get_dppclk_calculated(&context->bw_ctx.dml2->v20.dml_core_ctx, dml_pipe_idx) … in dml2_calculate_rq_and_dlg_params()
339 dml_rq_dlg_get_rq_reg(&s->rq_regs, &in_ctx->v20.dml_core_ctx, dml_pipe_idx); in dml2_calculate_rq_and_dlg_params()
340 …dml_rq_dlg_get_dlg_reg(&s->disp_dlg_regs, &s->disp_ttu_regs, &in_ctx->v20.dml_core_ctx, dml_pipe_i… in dml2_calculate_rq_and_dlg_params()
343 …_mall_bytes = dml_get_surface_size_for_mall(&context->bw_ctx.dml2->v20.dml_core_ctx, dml_pipe_idx); in dml2_calculate_rq_and_dlg_params()
[all …]
H A Ddml2_translation_helper.c36 switch (dml2->v20.dml_core_ctx.project) { in dml2_init_ip_params()
278 switch (dml2->v20.dml_core_ctx.project) { in dml2_init_socbb_params()
332 unsigned int dml_project = dml2->v20.dml_core_ctx.project; in dml2_init_soc_states()
351 switch (dml2->v20.dml_core_ctx.project) { in dml2_init_soc_states()
501 if ((dml2->v20.dml_core_ctx.project == dml_project_dcn32) || in dml2_init_soc_states()
502 (dml2->v20.dml_core_ctx.project == dml_project_dcn321)) { in dml2_init_soc_states()
508 } else if (dml2->v20.dml_core_ctx.project != dml_project_dcn35 && in dml2_init_soc_states()
509 dml2->v20.dml_core_ctx.project != dml_project_dcn351) { in dml2_init_soc_states()
556 if (dml2->v20.dml_core_ctx.project == dml_project_dcn35 || in dml2_init_soc_states()
557 dml2->v20.dml_core_ctx.project == dml_project_dcn351) { in dml2_init_soc_states()
[all …]
H A Ddml2_utils.h42 …_extract_watermark_set(struct dcn_watermarks *watermark, struct display_mode_lib_st *dml_core_ctx);
43 void dml2_extract_writeback_wm(struct dc_state *context, struct display_mode_lib_st *dml_core_ctx);
H A Ddml2_internal_types.h39 struct display_mode_lib_st *dml_core_ctx; member
142 struct display_mode_lib_st dml_core_ctx; member
H A Ddml2_mall_phantom.c904 vstartup = dml_get_vstartup_calculated(&ctx->v20.dml_core_ctx, dml_pipe_idx); in dml2_svp_add_phantom_pipe_to_dc_state()