Home
last modified time | relevance | path

Searched refs:dmacr (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/ata/
H A Dsata_dwc_460ex.c58 u32 dmacr; /* DMA Control */ member
689 u32 dmacr = sata_dwc_readl(&hsdev->sata_dwc_regs->dmacr); in sata_dwc_clear_dmacr() local
692 dmacr = SATA_DWC_DMACR_RX_CLEAR(dmacr); in sata_dwc_clear_dmacr()
693 sata_dwc_writel(&hsdev->sata_dwc_regs->dmacr, dmacr); in sata_dwc_clear_dmacr()
695 dmacr = SATA_DWC_DMACR_TX_CLEAR(dmacr); in sata_dwc_clear_dmacr()
696 sata_dwc_writel(&hsdev->sata_dwc_regs->dmacr, dmacr); in sata_dwc_clear_dmacr()
704 __func__, tag, hsdevp->dma_pending[tag], dmacr); in sata_dwc_clear_dmacr()
705 sata_dwc_writel(&hsdev->sata_dwc_regs->dmacr, in sata_dwc_clear_dmacr()
729 sata_dwc_readl(&hsdev->sata_dwc_regs->dmacr)); in sata_dwc_dma_xfer_complete()
877 sata_dwc_writel(&hsdev->sata_dwc_regs->dmacr, in sata_dwc_port_start()
[all …]
/linux/drivers/tty/serial/
H A Damba-pl011.c278 unsigned int dmacr; /* dma control reg */ member
551 u16 dmacr; in pl011_dma_tx_callback() local
558 dmacr = uap->dmacr; in pl011_dma_tx_callback()
559 uap->dmacr = dmacr & ~UART011_TXDMAE; in pl011_dma_tx_callback()
560 pl011_write(uap->dmacr, uap, REG_DMACR); in pl011_dma_tx_callback()
571 if (!(dmacr & UART011_TXDMAE) || uart_tx_stopped(&uap->port) || in pl011_dma_tx_callback()
660 uap->dmacr |= UART011_TXDMAE; in pl011_dma_tx_refill()
661 pl011_write(uap->dmacr, uap, REG_DMACR); in pl011_dma_tx_refill()
695 uap->dmacr |= UART011_TXDMAE; in pl011_dma_tx_irq()
696 pl011_write(uap->dmacr, uap, REG_DMACR); in pl011_dma_tx_irq()
[all …]
/linux/include/linux/fsl/
H A Dguts.h106 u32 dmacr; /* 0x.0908 - DMA Control Register */ member
160 clrsetbits_be32(&guts->dmacr, 3 << shift, device << shift); in guts_set_dmacr()
/linux/drivers/dma/xilinx/
H A Dxilinx_dma.c2641 u32 dmacr; in xilinx_vdma_channel_set_config() local
2646 dmacr = dma_ctrl_read(chan, XILINX_DMA_REG_DMACR); in xilinx_vdma_channel_set_config()
2655 dmacr &= ~XILINX_DMA_DMACR_GENLOCK_EN; in xilinx_vdma_channel_set_config()
2657 dmacr |= XILINX_DMA_DMACR_GENLOCK_EN; in xilinx_vdma_channel_set_config()
2658 dmacr &= ~XILINX_DMA_DMACR_MASTER_MASK; in xilinx_vdma_channel_set_config()
2659 dmacr |= cfg->master << XILINX_DMA_DMACR_MASTER_SHIFT; in xilinx_vdma_channel_set_config()
2674 dmacr &= ~XILINX_DMA_DMACR_FRAME_COUNT_MASK; in xilinx_vdma_channel_set_config()
2675 dmacr |= cfg->coalesc << XILINX_DMA_DMACR_FRAME_COUNT_SHIFT; in xilinx_vdma_channel_set_config()
2680 dmacr &= ~XILINX_DMA_DMACR_DELAY_MASK; in xilinx_vdma_channel_set_config()
2681 dmacr |= cfg->delay << XILINX_DMA_DMACR_DELAY_SHIFT; in xilinx_vdma_channel_set_config()
[all …]
/linux/drivers/spi/
H A Dspi-rockchip.c540 u32 dmacr = 0; in rockchip_spi_config() local
585 dmacr |= TF_DMA_EN; in rockchip_spi_config()
587 dmacr |= RF_DMA_EN; in rockchip_spi_config()
605 writel_relaxed(dmacr, rs->regs + ROCKCHIP_SPI_DMACR); in rockchip_spi_config()
/linux/drivers/video/fbdev/
H A Dimxfb.c185 u_int dmacr; member
682 if (fbi->dmacr) in imxfb_activate_var()
683 writel(fbi->dmacr, fbi->regs + LCDC_DMACR); in imxfb_activate_var()
738 of_property_read_u32(np, "fsl,dmacr", &fbi->dmacr); in imxfb_init_fbinfo()
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx27-apf27dev.dts94 fsl,dmacr = <0x00020010>;
H A Dimx27-eukrea-mbimxsd27-baseboard.dts91 fsl,dmacr = <0x00040060>;
H A Dimx27-phytec-phycore-rdk.dts71 fsl,dmacr = <0x00020010>;
H A Dimx25-pdk.dts243 fsl,dmacr = <0x00020010>;
/linux/drivers/net/ethernet/intel/i40e/
H A Di40e_adminq_cmd.h277 __le32 dmacr; member