Home
last modified time | relevance | path

Searched refs:div_offset (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/sun4i/
H A Dsun4i_hdmi_tmds_clk.c18 u8 div_offset; member
29 u8 div_offset, in sun4i_tmds_calc_divider() argument
37 for (m = div_offset ?: 1; m < (16 + div_offset); m++) { in sun4i_tmds_calc_divider()
88 for (j = tmds->div_offset ?: 1; in sun4i_tmds_determine_rate()
89 j < (16 + tmds->div_offset); j++) { in sun4i_tmds_determine_rate()
136 reg = ((reg >> 4) & 0xf) + tmds->div_offset; in sun4i_tmds_recalc_rate()
151 sun4i_tmds_calc_divider(rate, parent_rate, tmds->div_offset, in sun4i_tmds_set_rate()
162 writel(reg | SUN4I_HDMI_PLL_CTRL_DIV(div - tmds->div_offset), in sun4i_tmds_set_rate()
229 tmds->div_offset = hdmi->variant->tmds_clk_div_offset; in sun4i_tmds_create()
/linux/drivers/clk/
H A Dclk-en7523.c63 u8 div_offset; member
111 .div_offset = 1,
125 .div_offset = 1,
139 .div_offset = 1,
180 .div_offset = 1,
207 .div_offset = 1,
221 .div_offset = 1,
235 .div_offset = 1,
276 .div_offset = 1,
436 return (val + desc->div_offset) * desc->div_step; in en7523_get_div()
H A Dclk-si570.c78 unsigned int div_offset; member
106 err = regmap_bulk_read(data->regmap, SI570_REG_HS_N1 + data->div_offset, in si570_get_divs()
180 data->div_offset, reg, ARRAY_SIZE(reg)); in si570_update_rfreq()
307 regmap_write(data->regmap, SI570_REG_HS_N1 + data->div_offset, in si570_set_frequency()
441 data->div_offset = SI570_DIV_OFFSET_7PPM; in si570_probe()
/linux/drivers/clk/tegra/
H A Dclk-tegra-audio.c68 u8 div_offset; member
79 .div_offset = _offset,\
239 0, 0, data->div_offset, 1, 0, in tegra_audio_clk_init()
/linux/drivers/clk/socfpga/
H A Dstratix10-clk.h69 u8 div_offset; member
106 u8 div_offset; member
H A Dclk-gate-s10.c153 socfpga_clk->shift = clks->div_offset; in s10_register_gate()
211 socfpga_clk->shift = clks->div_offset; in agilex_register_gate()
268 socfpga_clk->shift = clks->div_offset; in agilex5_register_gate()
/linux/drivers/clk/rockchip/
H A Dclk.c44 int div_offset, u8 div_shift, u8 div_width, u8 div_flags, in rockchip_clk_register_branch() argument
94 if (div_offset) in rockchip_clk_register_branch()
95 div->reg = base + div_offset; in rockchip_clk_register_branch()
606 list->mux_table, list->div_offset, in rockchip_clk_register_branches()
736 list->div_offset, list->div_shift, in rockchip_clk_register_armclk_multi_pll()
H A Dclk-cpu.c468 int div_offset, u8 div_shift, in rockchip_clk_register_cpuclk_multi_pll() argument
503 if (div_offset) in rockchip_clk_register_cpuclk_multi_pll()
504 div->reg = base + div_offset; in rockchip_clk_register_cpuclk_multi_pll()
H A Dclk.h709 int div_offset, u8 div_shift,
783 int div_offset; member
830 .div_offset = do, \