Home
last modified time | relevance | path

Searched refs:div_addr (Results 1 – 1 of 1) sorted by relevance

/linux/drivers/clk/xilinx/
H A Dclk-xlnx-clock-wizard.c200 void __iomem *div_addr = divider->base + divider->offset; in clk_wzrd_recalc_rate_ver() local
204 edge = !!(readl(div_addr) & WZRD_CLKFBOUT_EDGE); in clk_wzrd_recalc_rate_ver()
205 p5en = !!(readl(div_addr) & WZRD_P5EN); in clk_wzrd_recalc_rate_ver()
206 prediv2 = !!(readl(div_addr) & WZRD_CLKOUT0_PREDIV2); in clk_wzrd_recalc_rate_ver()
207 vall = readl(div_addr + 4) & WZRD_CLKFBOUT_L_MASK; in clk_wzrd_recalc_rate_ver()
208 valh = readl(div_addr + 4) >> WZRD_CLKFBOUT_H_SHIFT; in clk_wzrd_recalc_rate_ver()
225 void __iomem *div_addr = divider->base + divider->offset; in clk_wzrd_recalc_rate() local
228 val = readl(div_addr) >> divider->shift; in clk_wzrd_recalc_rate()
239 void __iomem *div_addr = divider->base + divider->offset; in clk_wzrd_ver_dynamic_reconfig() local
249 regval1 = readl(div_addr); in clk_wzrd_ver_dynamic_reconfig()
[all …]