Home
last modified time | relevance | path

Searched refs:display_v_start (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/msm/disp/mdp4/
H A Dmdp4_dsi_encoder.c35 uint32_t display_v_start, display_v_end; in mdp4_dsi_encoder_mode_set() local
56 display_v_start = (mode->vtotal - mode->vsync_start) * mode->htotal + dsi_hsync_skew; in mdp4_dsi_encoder_mode_set()
67 mdp4_write(mdp4_kms, REG_MDP4_DSI_DISPLAY_VSTART, display_v_start); in mdp4_dsi_encoder_mode_set()
H A Dmdp4_dtv_encoder.c35 uint32_t display_v_start, display_v_end; in mdp4_dtv_encoder_mode_set() local
60 display_v_start = (mode->vtotal - mode->vsync_start) * mode->htotal + dtv_hsync_skew; in mdp4_dtv_encoder_mode_set()
71 mdp4_write(mdp4_kms, REG_MDP4_DTV_DISPLAY_VSTART, display_v_start); in mdp4_dtv_encoder_mode_set()
/linux/drivers/gpu/drm/msm/disp/mdp5/
H A Dmdp5_encoder.c29 uint32_t display_v_start, display_v_end; in mdp5_vid_encoder_mode_set() local
78 display_v_start = (mode->vtotal - mode->vsync_start) * mode->htotal + dtv_hsync_skew; in mdp5_vid_encoder_mode_set()
87 display_v_start += mode->htotal - mode->hsync_start; in mdp5_vid_encoder_mode_set()
101 mdp5_write(mdp5_kms, REG_MDP5_INTF_DISPLAY_VSTART_F0(intf), display_v_start); in mdp5_vid_encoder_mode_set()
/linux/drivers/gpu/drm/msm/dp/
H A Ddp_panel.c301 u32 display_v_start, display_v_end; in msm_dp_panel_tpg_enable() local
311 display_v_start = ((drm_mode->vtotal - drm_mode->vsync_start) * in msm_dp_panel_tpg_enable()
317 display_v_start += drm_mode->htotal - drm_mode->hsync_start; in msm_dp_panel_tpg_enable()
340 msm_dp_write_p0(panel, MMSS_INTF_DISPLAY_V_START_F0, display_v_start); in msm_dp_panel_tpg_enable()