Home
last modified time | relevance | path

Searched refs:disp_ttu_regs (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml2_0/
H A Ddml_display_rq_dlg_calc.c198 dml_display_ttu_regs_st *disp_ttu_regs, in dml_rq_dlg_get_dlg_reg() argument
280 memset(disp_ttu_regs, 0, sizeof(*disp_ttu_regs)); in dml_rq_dlg_get_dlg_reg()
482 …disp_ttu_regs->refcyc_per_req_delivery_pre_l = (dml_uint_t)(refcyc_per_req_delivery_pre_l * dml_… in dml_rq_dlg_get_dlg_reg()
483 …disp_ttu_regs->refcyc_per_req_delivery_l = (dml_uint_t)(refcyc_per_req_delivery_l * dml_pow(2,… in dml_rq_dlg_get_dlg_reg()
484 …disp_ttu_regs->refcyc_per_req_delivery_pre_c = (dml_uint_t)(refcyc_per_req_delivery_pre_c * dml_… in dml_rq_dlg_get_dlg_reg()
485 …disp_ttu_regs->refcyc_per_req_delivery_c = (dml_uint_t)(refcyc_per_req_delivery_c * dml_pow(2,… in dml_rq_dlg_get_dlg_reg()
486 …disp_ttu_regs->refcyc_per_req_delivery_pre_cur0 = (dml_uint_t)(refcyc_per_req_delivery_pre_cur0 … in dml_rq_dlg_get_dlg_reg()
487 …disp_ttu_regs->refcyc_per_req_delivery_cur0 = (dml_uint_t)(refcyc_per_req_delivery_cur0 * dml_… in dml_rq_dlg_get_dlg_reg()
488 disp_ttu_regs->refcyc_per_req_delivery_pre_cur1 = 0; in dml_rq_dlg_get_dlg_reg()
489 disp_ttu_regs->refcyc_per_req_delivery_cur1 = 0; in dml_rq_dlg_get_dlg_reg()
[all …]
H A Ddml2_translation_helper.c1437 struct _vcs_dpi_dml_display_ttu_regs_st *disp_ttu_regs, in dml2_update_pipe_ctx_dchub_regs() argument
1514 out->ttu_regs.qos_level_low_wm = disp_ttu_regs->qos_level_low_wm; in dml2_update_pipe_ctx_dchub_regs()
1515 out->ttu_regs.qos_level_high_wm = disp_ttu_regs->qos_level_high_wm; in dml2_update_pipe_ctx_dchub_regs()
1516 out->ttu_regs.min_ttu_vblank = disp_ttu_regs->min_ttu_vblank; in dml2_update_pipe_ctx_dchub_regs()
1517 out->ttu_regs.qos_level_flip = disp_ttu_regs->qos_level_flip; in dml2_update_pipe_ctx_dchub_regs()
1518 out->ttu_regs.refcyc_per_req_delivery_l = disp_ttu_regs->refcyc_per_req_delivery_l; in dml2_update_pipe_ctx_dchub_regs()
1519 out->ttu_regs.refcyc_per_req_delivery_c = disp_ttu_regs->refcyc_per_req_delivery_c; in dml2_update_pipe_ctx_dchub_regs()
1520 out->ttu_regs.refcyc_per_req_delivery_cur0 = disp_ttu_regs->refcyc_per_req_delivery_cur0; in dml2_update_pipe_ctx_dchub_regs()
1521 out->ttu_regs.refcyc_per_req_delivery_cur1 = disp_ttu_regs->refcyc_per_req_delivery_cur1; in dml2_update_pipe_ctx_dchub_regs()
1522 out->ttu_regs.refcyc_per_req_delivery_pre_l = disp_ttu_regs->refcyc_per_req_delivery_pre_l; in dml2_update_pipe_ctx_dchub_regs()
[all …]
H A Ddml2_utils.c341 …dml_rq_dlg_get_dlg_reg(&s->disp_dlg_regs, &s->disp_ttu_regs, &in_ctx->v20.dml_core_ctx, dml_pipe_i… in dml2_calculate_rq_and_dlg_params()
342 …dml2_update_pipe_ctx_dchub_regs(&s->rq_regs, &s->disp_dlg_regs, &s->disp_ttu_regs, &out_new_hw_sta… in dml2_calculate_rq_and_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/
H A Ddml2_core_dcn4_calcs.c12438 struct dml2_display_ttu_regs *disp_ttu_regs, in rq_dlg_get_dlg_reg() argument
12683 …disp_ttu_regs->refcyc_per_req_delivery_pre_l = (unsigned int)(l->refcyc_per_req_delivery_pre_l * m… in rq_dlg_get_dlg_reg()
12684 …disp_ttu_regs->refcyc_per_req_delivery_l = (unsigned int)(l->refcyc_per_req_delivery_l * math_pow(… in rq_dlg_get_dlg_reg()
12685 …disp_ttu_regs->refcyc_per_req_delivery_pre_c = (unsigned int)(l->refcyc_per_req_delivery_pre_c * m… in rq_dlg_get_dlg_reg()
12686 …disp_ttu_regs->refcyc_per_req_delivery_c = (unsigned int)(l->refcyc_per_req_delivery_c * math_pow(… in rq_dlg_get_dlg_reg()
12687 disp_ttu_regs->qos_level_low_wm = 0; in rq_dlg_get_dlg_reg()
12689 …disp_ttu_regs->qos_level_high_wm = (unsigned int)(4.0 * (double)l->htotal * l->ref_freq_to_pix_fre… in rq_dlg_get_dlg_reg()
12691 disp_ttu_regs->qos_level_flip = 14; in rq_dlg_get_dlg_reg()
12692 disp_ttu_regs->qos_level_fixed_l = 8; in rq_dlg_get_dlg_reg()
12693 disp_ttu_regs->qos_level_fixed_c = 8; in rq_dlg_get_dlg_reg()
[all …]