Home
last modified time | relevance | path

Searched refs:di_clk (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/bridge/imx/
H A Dimx8qm-ldb.c68 unsigned long di_clk, in imx8qm_ldb_set_phy_cfg() argument
74 phy_cfg->differential_clk_rate = is_split ? di_clk / 2 : di_clk; in imx8qm_ldb_set_phy_cfg()
89 unsigned long di_clk = adj->clock * 1000; in imx8qm_ldb_bridge_atomic_check() local
100 imx8qm_ldb_set_phy_cfg(imx8qm_ldb, di_clk, is_split, false, phy_cfg); in imx8qm_ldb_bridge_atomic_check()
111 imx8qm_ldb_set_phy_cfg(imx8qm_ldb, di_clk, is_split, true, in imx8qm_ldb_bridge_atomic_check()
136 unsigned long di_clk = adjusted_mode->clock * 1000; in imx8qm_ldb_bridge_mode_set() local
151 clk_set_rate(imx8qm_ldb->clk_bypass, di_clk); in imx8qm_ldb_bridge_mode_set()
152 clk_set_rate(imx8qm_ldb->clk_pixel, di_clk); in imx8qm_ldb_bridge_mode_set()
154 imx8qm_ldb_set_phy_cfg(imx8qm_ldb, di_clk, is_split, false, phy_cfg); in imx8qm_ldb_bridge_mode_set()
162 imx8qm_ldb_set_phy_cfg(imx8qm_ldb, di_clk, is_split, true, in imx8qm_ldb_bridge_mode_set()
H A Dimx8qxp-ldb.c78 unsigned long di_clk, bool is_split, in imx8qxp_ldb_set_phy_cfg() argument
85 phy_cfg->differential_clk_rate = di_clk / 2; in imx8qxp_ldb_set_phy_cfg()
88 phy_cfg->differential_clk_rate = di_clk; in imx8qxp_ldb_set_phy_cfg()
106 unsigned long di_clk = adj->clock * 1000; in imx8qxp_ldb_bridge_atomic_check() local
117 imx8qxp_ldb_set_phy_cfg(imx8qxp_ldb, di_clk, is_split, phy_cfg); in imx8qxp_ldb_bridge_atomic_check()
148 unsigned long di_clk = adjusted_mode->clock * 1000; in imx8qxp_ldb_bridge_mode_set() local
174 clk_set_rate(imx8qxp_ldb->clk_bypass, di_clk); in imx8qxp_ldb_bridge_mode_set()
175 clk_set_rate(imx8qxp_ldb->clk_pixel, di_clk); in imx8qxp_ldb_bridge_mode_set()
177 imx8qxp_ldb_set_phy_cfg(imx8qxp_ldb, di_clk, is_split, phy_cfg); in imx8qxp_ldb_bridge_mode_set()
/linux/drivers/gpu/drm/imx/ipuv3/
H A Dimx-tve.c121 struct clk *di_clk; member
261 clk_set_rate(tve->di_clk, rounded_rate / div); in imx_tve_encoder_mode_set()
263 ret = clk_set_parent(tve->di_sel_clk, tve->di_clk); in imx_tve_encoder_mode_set()
434 tve->di_clk = devm_clk_register(tve->dev, &tve->clk_hw_di); in tve_clk_init()
435 if (IS_ERR(tve->di_clk)) { in tve_clk_init()
437 PTR_ERR(tve->di_clk)); in tve_clk_init()
438 return PTR_ERR(tve->di_clk); in tve_clk_init()
/linux/drivers/clk/sunxi-ng/
H A Dccu-sun20i-d1.c300 static SUNXI_CCU_M_HW_WITH_MUX_GATE(di_clk, "di", de_di_g2d_parents, 0x620,
968 &di_clk.common,
1120 [CLK_DI] = &di_clk.common.hw,
H A Dccu-sun55i-a523.c420 static SUNXI_CCU_M_HW_WITH_MUX_GATE(di_clk, "di", di_parents, 0x620,
1222 &di_clk.common,
1408 [CLK_DI] = &di_clk.common.hw,