Home
last modified time | relevance | path

Searched refs:default_data (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/panfrost/
H A Dpanfrost_drv.c773 static const struct panfrost_compatible default_data = { variable
847 { .compatible = "arm,mali-t604", .data = &default_data, },
848 { .compatible = "arm,mali-t624", .data = &default_data, },
849 { .compatible = "arm,mali-t628", .data = &default_data, },
850 { .compatible = "arm,mali-t720", .data = &default_data, },
851 { .compatible = "arm,mali-t760", .data = &default_data, },
852 { .compatible = "arm,mali-t820", .data = &default_data, },
853 { .compatible = "arm,mali-t830", .data = &default_data, },
854 { .compatible = "arm,mali-t860", .data = &default_data, },
855 { .compatible = "arm,mali-t880", .data = &default_data, },
[all …]
/linux/drivers/misc/
H A Dpci_endpoint_test.c983 static const struct pci_endpoint_test_data default_data = { variable
1011 .driver_data = (kernel_ulong_t)&default_data,
1014 .driver_data = (kernel_ulong_t)&default_data,
1017 .driver_data = (kernel_ulong_t)&default_data,
1021 .driver_data = (kernel_ulong_t)&default_data,
1032 .driver_data = (kernel_ulong_t)&default_data,
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_0.c2891 uint32_t default_data = 0; in pwr_10_0_gfxip_control_over_cgpg() local
2893 default_data = data = RREG32(SOC15_REG_OFFSET(PWR, 0, mmPWR_MISC_CNTL_STATUS)); in pwr_10_0_gfxip_control_over_cgpg()
2897 if(default_data != data) in pwr_10_0_gfxip_control_over_cgpg()
2903 if(default_data != data) in pwr_10_0_gfxip_control_over_cgpg()
2908 if(default_data != data) in pwr_10_0_gfxip_control_over_cgpg()
2959 uint32_t default_data = 0; in gfx_v9_0_enable_sck_slow_down_on_power_up() local
2961 default_data = data = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL)); in gfx_v9_0_enable_sck_slow_down_on_power_up()
2965 if (default_data != data) in gfx_v9_0_enable_sck_slow_down_on_power_up()
2973 uint32_t default_data = 0; in gfx_v9_0_enable_sck_slow_down_on_power_down() local
2975 default_data = data = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL)); in gfx_v9_0_enable_sck_slow_down_on_power_down()
[all …]