Home
last modified time | relevance | path

Searched refs:ded_count (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_4.c693 uint32_t sec_count, ded_count; in gfx_v9_4_query_utc_edc_status() local
719 ded_count = REG_GET_FIELD(data, VML2_MEM_ECC_CNTL, DED_COUNT); in gfx_v9_4_query_utc_edc_status()
720 if (ded_count) { in gfx_v9_4_query_utc_edc_status()
723 vml2_mems[i], ded_count); in gfx_v9_4_query_utc_edc_status()
724 err_data->ue_count += ded_count; in gfx_v9_4_query_utc_edc_status()
741 ded_count = REG_GET_FIELD(data, VML2_WALKER_MEM_ECC_CNTL, in gfx_v9_4_query_utc_edc_status()
743 if (ded_count) { in gfx_v9_4_query_utc_edc_status()
746 vml2_walker_mems[i], ded_count); in gfx_v9_4_query_utc_edc_status()
747 err_data->ue_count += ded_count; in gfx_v9_4_query_utc_edc_status()
763 ded_count = REG_GET_FIELD(data, UTCL2_MEM_ECC_CNTL, DED_COUNT); in gfx_v9_4_query_utc_edc_status()
[all …]
H A Dgfx_v9_4_2.c1454 uint32_t *ded_count) in gfx_v9_4_2_get_reg_error_count() argument
1482 *ded_count += ded_cnt; in gfx_v9_4_2_get_reg_error_count()
1490 uint32_t *sec_count, uint32_t *ded_count) in gfx_v9_4_2_query_sram_edc_count() argument
1495 if (sec_count && ded_count) { in gfx_v9_4_2_query_sram_edc_count()
1497 *ded_count = 0; in gfx_v9_4_2_query_sram_edc_count()
1509 if (!sec_count || !ded_count) { in gfx_v9_4_2_query_sram_edc_count()
1532 if (sec_count && ded_count) { in gfx_v9_4_2_query_sram_edc_count()
1534 *ded_count += ded_cnt; in gfx_v9_4_2_query_sram_edc_count()
1596 uint32_t *ded_count) in gfx_v9_4_2_query_utc_edc_count() argument
1603 if (sec_count && ded_count) { in gfx_v9_4_2_query_utc_edc_count()
[all …]
H A Dmmhub_v1_0.c710 uint32_t value, uint32_t *sec_count, uint32_t *ded_count) in mmhub_v1_0_get_ras_error_count() argument
738 *ded_count += ded_cnt; in mmhub_v1_0_get_ras_error_count()
749 uint32_t sec_count = 0, ded_count = 0; in mmhub_v1_0_query_ras_error_count() local
762 reg_value, &sec_count, &ded_count); in mmhub_v1_0_query_ras_error_count()
766 err_data->ue_count += ded_count; in mmhub_v1_0_query_ras_error_count()
H A Dmmhub_v1_7.c1210 uint32_t *ded_count) in mmhub_v1_7_get_ras_error_count() argument
1236 *ded_count += ded_cnt; in mmhub_v1_7_get_ras_error_count()
1247 uint32_t sec_count = 0, ded_count = 0; in mmhub_v1_7_query_ras_error_count() local
1259 reg_value, &sec_count, &ded_count); in mmhub_v1_7_query_ras_error_count()
1263 err_data->ue_count += ded_count; in mmhub_v1_7_query_ras_error_count()
H A Dmmhub_v9_4.c1565 uint32_t *ded_count) in mmhub_v9_4_get_ras_error_count() argument
1591 *ded_count += ded_cnt; in mmhub_v9_4_get_ras_error_count()
1602 uint32_t sec_count = 0, ded_count = 0; in mmhub_v9_4_query_ras_error_count() local
1614 reg_value, &sec_count, &ded_count); in mmhub_v9_4_query_ras_error_count()
1618 err_data->ue_count += ded_count; in mmhub_v9_4_query_ras_error_count()
H A Dgfx_v9_0.c6860 uint32_t sec_count, ded_count; in gfx_v9_0_query_utc_edc_status() local
6882 ded_count = REG_GET_FIELD(data, VM_L2_MEM_ECC_CNT, DED_COUNT); in gfx_v9_0_query_utc_edc_status()
6883 if (ded_count) { in gfx_v9_0_query_utc_edc_status()
6885 "DED %d\n", i, vml2_mems[i], ded_count); in gfx_v9_0_query_utc_edc_status()
6886 err_data->ue_count += ded_count; in gfx_v9_0_query_utc_edc_status()
6902 ded_count = REG_GET_FIELD(data, VM_L2_WALKER_MEM_ECC_CNT, in gfx_v9_0_query_utc_edc_status()
6904 if (ded_count) { in gfx_v9_0_query_utc_edc_status()
6906 "DED %d\n", i, vml2_walker_mems[i], ded_count); in gfx_v9_0_query_utc_edc_status()
6907 err_data->ue_count += ded_count; in gfx_v9_0_query_utc_edc_status()
6936 ded_count = (data & 0x00018000L) >> 0xf; in gfx_v9_0_query_utc_edc_status()
[all …]