Home
last modified time | relevance | path

Searched refs:dcn2_1_soc (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddcn20_fpu.c625 struct _vcs_dpi_soc_bounding_box_st dcn2_1_soc = { variable
2387 low_pstate_lvl.dispclk_mhz = dcn2_1_soc.clock_limits[high_voltage_lvl].dispclk_mhz; in construct_low_pstate_lvl()
2388 low_pstate_lvl.dppclk_mhz = dcn2_1_soc.clock_limits[high_voltage_lvl].dppclk_mhz; in construct_low_pstate_lvl()
2389 …low_pstate_lvl.dram_bw_per_chan_gbps = dcn2_1_soc.clock_limits[high_voltage_lvl].dram_bw_per_chan_… in construct_low_pstate_lvl()
2390 low_pstate_lvl.dscclk_mhz = dcn2_1_soc.clock_limits[high_voltage_lvl].dscclk_mhz; in construct_low_pstate_lvl()
2391 low_pstate_lvl.dtbclk_mhz = dcn2_1_soc.clock_limits[high_voltage_lvl].dtbclk_mhz; in construct_low_pstate_lvl()
2392 low_pstate_lvl.phyclk_d18_mhz = dcn2_1_soc.clock_limits[high_voltage_lvl].phyclk_d18_mhz; in construct_low_pstate_lvl()
2393 low_pstate_lvl.phyclk_mhz = dcn2_1_soc.clock_limits[high_voltage_lvl].phyclk_mhz; in construct_low_pstate_lvl()
2415 dcn2_1_soc.num_chans = bw_params->num_channels; in dcn21_update_bw_bounding_box()
2419 memcpy(s, dcn2_1_soc.clock_limits, sizeof(dcn2_1_soc.clock_limits)); in dcn21_update_bw_bounding_box()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn21/
H A Ddcn21_resource.h39 extern struct _vcs_dpi_soc_bounding_box_st dcn2_1_soc;
H A Ddcn21_resource.c1561 dml_init_instance(&dc->dml, &dcn2_1_soc, &dcn2_1_ip, DML_PROJECT_DCN21); in dcn21_resource_construct()