| /linux/drivers/gpu/drm/amd/display/dmub/src/ |
| H A D | dmub_dcn30.c | 124 const struct dmub_window *cw3, in dmub_dcn30_setup_windows() argument
150 offset = cw3->offset; in dmub_dcn30_setup_windows()
154 REG_WRITE(DMCUB_REGION3_CW3_BASE_ADDRESS, cw3->region.base); in dmub_dcn30_setup_windows()
156 DMCUB_REGION3_CW3_TOP_ADDRESS, cw3->region.top, in dmub_dcn30_setup_windows()
|
| H A D | dmub_dcn20.c | 191 const struct dmub_window *cw3, in dmub_dcn20_setup_windows() argument
219 dmub_dcn20_translate_addr(&cw3->offset, fb_base, fb_offset, &offset); in dmub_dcn20_setup_windows()
223 REG_WRITE(DMCUB_REGION3_CW3_BASE_ADDRESS, cw3->region.base); in dmub_dcn20_setup_windows()
225 DMCUB_REGION3_CW3_TOP_ADDRESS, cw3->region.top, in dmub_dcn20_setup_windows()
|
| H A D | dmub_dcn31.c | 187 const struct dmub_window *cw3, in dmub_dcn31_setup_windows() argument
195 offset = cw3->offset; in dmub_dcn31_setup_windows()
199 REG_WRITE(DMCUB_REGION3_CW3_BASE_ADDRESS, cw3->region.base); in dmub_dcn31_setup_windows()
201 DMCUB_REGION3_CW3_TOP_ADDRESS, cw3->region.top, in dmub_dcn31_setup_windows()
|
| H A D | dmub_dcn30.h | 43 const struct dmub_window *cw3,
|
| H A D | dmub_dcn32.c | 216 const struct dmub_window *cw3, in dmub_dcn32_setup_windows() argument
224 offset = cw3->offset; in dmub_dcn32_setup_windows()
228 REG_WRITE(DMCUB_REGION3_CW3_BASE_ADDRESS, cw3->region.base); in dmub_dcn32_setup_windows()
230 DMCUB_REGION3_CW3_TOP_ADDRESS, cw3->region.top, in dmub_dcn32_setup_windows()
|
| H A D | dmub_dcn401.c | 190 const struct dmub_window *cw3, in dmub_dcn401_setup_windows() argument
198 offset = cw3->offset; in dmub_dcn401_setup_windows()
202 REG_WRITE(DMCUB_REGION3_CW3_BASE_ADDRESS, cw3->region.base); in dmub_dcn401_setup_windows()
204 DMCUB_REGION3_CW3_TOP_ADDRESS, cw3->region.top, in dmub_dcn401_setup_windows()
|
| H A D | dmub_dcn35.c | 229 const struct dmub_window *cw3, in dmub_dcn35_setup_windows() argument
237 offset = cw3->offset; in dmub_dcn35_setup_windows()
241 REG_WRITE(DMCUB_REGION3_CW3_BASE_ADDRESS, cw3->region.base); in dmub_dcn35_setup_windows()
243 DMCUB_REGION3_CW3_TOP_ADDRESS, cw3->region.top, in dmub_dcn35_setup_windows()
|
| H A D | dmub_srv.c | 624 struct dmub_window cw0, cw1, cw2, cw3, cw4, cw5, cw6, region6; in dmub_srv_hw_init() local
676 cw3.offset.quad_part = bios_fb->gpu_addr; in dmub_srv_hw_init()
677 cw3.region.base = DMUB_CW3_BASE; in dmub_srv_hw_init()
678 cw3.region.top = cw3.region.base + bios_fb->size; in dmub_srv_hw_init()
718 dmub->hw_funcs.setup_windows(dmub, &cw2, &cw3, &cw4, &cw5, &cw6, ®ion6); in dmub_srv_hw_init()
|
| H A D | dmub_dcn20.h | 197 const struct dmub_window *cw3,
|
| H A D | dmub_dcn31.h | 199 const struct dmub_window *cw3,
|
| H A D | dmub_dcn32.h | 206 const struct dmub_window *cw3,
|
| H A D | dmub_dcn35.h | 219 const struct dmub_window *cw3,
|
| H A D | dmub_dcn401.h | 215 const struct dmub_window *cw3,
|
| /linux/drivers/gpu/drm/amd/display/dmub/ |
| H A D | dmub_srv.h | 393 const struct dmub_window *cw3,
|