Home
last modified time | relevance | path

Searched refs:cv1800_clk_checkbit (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/clk/sophgo/
H A Dclk-cv18xx-ip.c39 return cv1800_clk_checkbit(&gate->common, &gate->gate); in gate_is_enabled()
104 return cv1800_clk_checkbit(&div->common, &div->gate); in div_is_enabled()
309 if (cv1800_clk_checkbit(&div->div.common, &div->bypass)) in bypass_div_round_rate()
336 if (cv1800_clk_checkbit(&div->div.common, &div->bypass)) in bypass_div_recalc_rate()
347 if (cv1800_clk_checkbit(&div->div.common, &div->bypass)) in bypass_div_set_rate()
357 if (cv1800_clk_checkbit(&div->div.common, &div->bypass)) in bypass_div_get_parent()
412 return cv1800_clk_checkbit(&mux->common, &mux->gate); in mux_is_enabled()
520 if (cv1800_clk_checkbit(&mux->mux.common, &mux->bypass)) in bypass_mux_round_rate()
547 if (cv1800_clk_checkbit(&mux->mux.common, &mux->bypass)) in bypass_mux_recalc_rate()
558 if (cv1800_clk_checkbit(&mux->mux.common, &mux->bypass)) in bypass_mux_set_rate()
[all …]
H A Dclk-cv18xx-pll.c175 return cv1800_clk_checkbit(&pll->common, &pll->pll_pwd) == 0; in pll_is_enable()
193 return cv1800_clk_checkbit(&pll->common, &pll->pll_syn->en); in fpll_is_factional_mode()
236 clk_full = cv1800_clk_checkbit(&pll->common, in fpll_recalc_rate()
294 bool clk_full = cv1800_clk_checkbit(&pll->common, in fpll_find_rate()
H A Dclk-cv18xx-common.c47 int cv1800_clk_checkbit(struct cv1800_clk_common *common, in cv1800_clk_checkbit() function
H A Dclk-cv18xx-common.h75 int cv1800_clk_checkbit(struct cv1800_clk_common *common,