Home
last modified time | relevance | path

Searched refs:ctm (Results 1 – 25 of 27) sorted by relevance

12

/linux/drivers/gpu/drm/ci/xfails/
H A Dmsm-sc7180-trogdor-kingoftown-fails.txt1 kms_color@ctm-0-25,Fail
2 kms_color@ctm-0-50,Fail
3 kms_color@ctm-0-75,Fail
4 kms_color@ctm-blue-to-red,Fail
5 kms_color@ctm-green-to-red,Fail
6 kms_color@ctm-negative,Fail
7 kms_color@ctm-red-to-blue,Fail
8 kms_color@ctm-signed,Fail
H A Dmsm-sc7180-trogdor-lazor-limozeen-fails.txt1 kms_color@ctm-0-25,Fail
2 kms_color@ctm-0-50,Fail
3 kms_color@ctm-0-75,Fail
4 kms_color@ctm-blue-to-red,Fail
5 kms_color@ctm-green-to-red,Fail
6 kms_color@ctm-negative,Fail
7 kms_color@ctm-red-to-blue,Fail
8 kms_color@ctm-signed,Fail
H A Dmsm-sdm845-fails.txt2 kms_color@ctm-0-25,Fail
3 kms_color@ctm-0-50,Fail
4 kms_color@ctm-0-75,Fail
5 kms_color@ctm-blue-to-red,Fail
6 kms_color@ctm-green-to-red,Fail
7 kms_color@ctm-negative,Fail
8 kms_color@ctm-red-to-blue,Fail
9 kms_color@ctm-signed,Fail
/linux/drivers/gpu/drm/vc4/
H A Dvc4_kms.c30 struct drm_color_ctm *ctm; member
139 struct drm_color_ctm *ctm = ctm_state->ctm; in vc4_ctm_commit() local
145 VC4_SET_FIELD(vc4_ctm_s31_32_to_s0_9(ctm->matrix[0]), in vc4_ctm_commit()
147 VC4_SET_FIELD(vc4_ctm_s31_32_to_s0_9(ctm->matrix[3]), in vc4_ctm_commit()
149 VC4_SET_FIELD(vc4_ctm_s31_32_to_s0_9(ctm->matrix[6]), in vc4_ctm_commit()
152 VC4_SET_FIELD(vc4_ctm_s31_32_to_s0_9(ctm->matrix[1]), in vc4_ctm_commit()
154 VC4_SET_FIELD(vc4_ctm_s31_32_to_s0_9(ctm->matrix[4]), in vc4_ctm_commit()
156 VC4_SET_FIELD(vc4_ctm_s31_32_to_s0_9(ctm->matrix[7]), in vc4_ctm_commit()
159 VC4_SET_FIELD(vc4_ctm_s31_32_to_s0_9(ctm->matrix[2]), in vc4_ctm_commit()
161 VC4_SET_FIELD(vc4_ctm_s31_32_to_s0_9(ctm->matrix[5]), in vc4_ctm_commit()
[all …]
/linux/drivers/gpu/drm/omapdrm/
H A Domap_crtc.c381 static void omap_crtc_cpr_coefs_from_ctm(const struct drm_color_ctm *ctm, in omap_crtc_cpr_coefs_from_ctm() argument
384 cpr->rr = omap_crtc_s31_32_to_s2_8(ctm->matrix[0]); in omap_crtc_cpr_coefs_from_ctm()
385 cpr->rg = omap_crtc_s31_32_to_s2_8(ctm->matrix[1]); in omap_crtc_cpr_coefs_from_ctm()
386 cpr->rb = omap_crtc_s31_32_to_s2_8(ctm->matrix[2]); in omap_crtc_cpr_coefs_from_ctm()
387 cpr->gr = omap_crtc_s31_32_to_s2_8(ctm->matrix[3]); in omap_crtc_cpr_coefs_from_ctm()
388 cpr->gg = omap_crtc_s31_32_to_s2_8(ctm->matrix[4]); in omap_crtc_cpr_coefs_from_ctm()
389 cpr->gb = omap_crtc_s31_32_to_s2_8(ctm->matrix[5]); in omap_crtc_cpr_coefs_from_ctm()
390 cpr->br = omap_crtc_s31_32_to_s2_8(ctm->matrix[6]); in omap_crtc_cpr_coefs_from_ctm()
391 cpr->bg = omap_crtc_s31_32_to_s2_8(ctm->matrix[7]); in omap_crtc_cpr_coefs_from_ctm()
392 cpr->bb = omap_crtc_s31_32_to_s2_8(ctm->matrix[8]); in omap_crtc_cpr_coefs_from_ctm()
[all …]
/linux/drivers/gpu/drm/arm/
H A Dmalidp_crtc.c209 struct drm_color_ctm *ctm; in malidp_crtc_atomic_check_ctm() local
215 if (!state->ctm) in malidp_crtc_atomic_check_ctm()
218 if (crtc->state->ctm && (crtc->state->ctm->base.id == in malidp_crtc_atomic_check_ctm()
219 state->ctm->base.id)) in malidp_crtc_atomic_check_ctm()
226 ctm = (struct drm_color_ctm *)state->ctm->data; in malidp_crtc_atomic_check_ctm()
227 for (i = 0; i < ARRAY_SIZE(ctm->matrix); ++i) { in malidp_crtc_atomic_check_ctm()
229 s64 val = ctm->matrix[i]; in malidp_crtc_atomic_check_ctm()
H A Dmalidp_drv.c100 if (!crtc->state->ctm) { in malidp_atomic_commit_update_coloradj()
107 if (!old_state->ctm || (crtc->state->ctm->base.id != in malidp_atomic_commit_update_coloradj()
108 old_state->ctm->base.id)) in malidp_atomic_commit_update_coloradj()
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_color.c424 static void __drm_ctm_to_dc_matrix(const struct drm_color_ctm *ctm, in __drm_ctm_to_dc_matrix() argument
445 matrix[i] = amdgpu_dm_fixpt_from_s3132(ctm->matrix[i - (i / 4)]); in __drm_ctm_to_dc_matrix()
456 static void __drm_ctm_3x4_to_dc_matrix(const struct drm_color_ctm_3x4 *ctm, in __drm_ctm_3x4_to_dc_matrix() argument
467 matrix[i] = amdgpu_dm_fixpt_from_s3132(ctm->matrix[i]); in __drm_ctm_3x4_to_dc_matrix()
914 struct drm_color_ctm *ctm = NULL; in amdgpu_dm_update_crtc_color_mgmt() local
986 if (crtc->base.ctm) { in amdgpu_dm_update_crtc_color_mgmt()
987 ctm = (struct drm_color_ctm *)crtc->base.ctm->data; in amdgpu_dm_update_crtc_color_mgmt()
998 __drm_ctm_to_dc_matrix(ctm, stream->gamut_remap_matrix.matrix); in amdgpu_dm_update_crtc_color_mgmt()
1209 struct drm_color_ctm_3x4 *ctm = NULL; in amdgpu_dm_update_plane_color_mgmt() local
1263 if (dm_plane_state->ctm) { in amdgpu_dm_update_plane_color_mgmt()
[all …]
H A Damdgpu_dm_plane.c1493 if (old_dm_plane_state->ctm) in amdgpu_dm_plane_drm_plane_duplicate_state()
1494 dm_plane_state->ctm = in amdgpu_dm_plane_drm_plane_duplicate_state()
1495 drm_property_blob_get(old_dm_plane_state->ctm); in amdgpu_dm_plane_drm_plane_duplicate_state()
1583 if (dm_plane_state->ctm) in amdgpu_dm_plane_drm_plane_destroy_state()
1584 drm_property_blob_put(dm_plane_state->ctm); in amdgpu_dm_plane_drm_plane_destroy_state()
1689 &dm_plane_state->ctm, in dm_atomic_plane_set_property()
1757 *val = (dm_plane_state->ctm) ? in dm_atomic_plane_get_property()
1758 dm_plane_state->ctm->base.id : 0; in dm_atomic_plane_get_property()
H A Damdgpu_dm.h833 struct drm_property_blob *ctm; member
/linux/drivers/gpu/drm/mediatek/
H A Dmtk_disp_ccorr.c107 struct drm_property_blob *blob = state->ctm; in mtk_ccorr_ctm_set()
108 struct drm_color_ctm *ctm; in mtk_ccorr_ctm_set() local
118 ctm = (struct drm_color_ctm *)blob->data; in mtk_ccorr_ctm_set()
119 input = ctm->matrix; in mtk_ccorr_ctm_set()
/linux/drivers/gpu/drm/tidss/
H A Dtidss_dispc.c2500 static void dispc_k2g_cpr_from_ctm(const struct drm_color_ctm *ctm, in dispc_k2g_cpr_from_ctm() argument
2506 cpr->m[CSC_RR] = dispc_S31_32_to_s2_8(ctm->matrix[0]); in dispc_k2g_cpr_from_ctm()
2507 cpr->m[CSC_RG] = dispc_S31_32_to_s2_8(ctm->matrix[1]); in dispc_k2g_cpr_from_ctm()
2508 cpr->m[CSC_RB] = dispc_S31_32_to_s2_8(ctm->matrix[2]); in dispc_k2g_cpr_from_ctm()
2509 cpr->m[CSC_GR] = dispc_S31_32_to_s2_8(ctm->matrix[3]); in dispc_k2g_cpr_from_ctm()
2510 cpr->m[CSC_GG] = dispc_S31_32_to_s2_8(ctm->matrix[4]); in dispc_k2g_cpr_from_ctm()
2511 cpr->m[CSC_GB] = dispc_S31_32_to_s2_8(ctm->matrix[5]); in dispc_k2g_cpr_from_ctm()
2512 cpr->m[CSC_BR] = dispc_S31_32_to_s2_8(ctm->matrix[6]); in dispc_k2g_cpr_from_ctm()
2513 cpr->m[CSC_BG] = dispc_S31_32_to_s2_8(ctm->matrix[7]); in dispc_k2g_cpr_from_ctm()
2514 cpr->m[CSC_BB] = dispc_S31_32_to_s2_8(ctm->matrix[8]); in dispc_k2g_cpr_from_ctm()
[all …]
/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_crtc.c761 struct drm_color_ctm *ctm; in _dpu_crtc_get_pcc_coeff() local
765 ctm = (struct drm_color_ctm *)state->ctm->data; in _dpu_crtc_get_pcc_coeff()
767 if (!ctm) in _dpu_crtc_get_pcc_coeff()
770 cfg->r.r = CONVERT_S3_15(ctm->matrix[0]); in _dpu_crtc_get_pcc_coeff()
771 cfg->g.r = CONVERT_S3_15(ctm->matrix[1]); in _dpu_crtc_get_pcc_coeff()
772 cfg->b.r = CONVERT_S3_15(ctm->matrix[2]); in _dpu_crtc_get_pcc_coeff()
774 cfg->r.g = CONVERT_S3_15(ctm->matrix[3]); in _dpu_crtc_get_pcc_coeff()
775 cfg->g.g = CONVERT_S3_15(ctm->matrix[4]); in _dpu_crtc_get_pcc_coeff()
776 cfg->b.g = CONVERT_S3_15(ctm->matrix[5]); in _dpu_crtc_get_pcc_coeff()
778 cfg->r.b = CONVERT_S3_15(ctm->matrix[6]); in _dpu_crtc_get_pcc_coeff()
[all …]
/linux/drivers/gpu/drm/i915/display/
H A Dintel_atomic.c252 if (crtc_state->hw.ctm) in intel_crtc_duplicate_state()
253 drm_property_blob_get(crtc_state->hw.ctm); in intel_crtc_duplicate_state()
289 drm_property_blob_put(crtc_state->hw.ctm); in intel_crtc_put_color_blobs()
H A Dintel_color.c434 (crtc_state->hw.degamma_lut || crtc_state->hw.ctm); in ilk_lut_limited_range()
460 const struct drm_color_ctm *ctm = crtc_state->hw.ctm->data; in ilk_csc_convert_ctm() local
472 input = ctm_mult_by_limited(temp, ctm->matrix); in ilk_csc_convert_ctm()
474 input = ctm->matrix; in ilk_csc_convert_ctm()
521 if (crtc_state->hw.ctm) { in ilk_assign_csc()
561 if (crtc_state->hw.ctm) { in icl_assign_csc()
628 const struct drm_color_ctm *ctm = crtc_state->hw.ctm->data; in vlv_wgc_csc_convert_ctm() local
632 csc->coeff[i] = ctm_to_twos_complement(ctm->matrix[i], 2, 10); in vlv_wgc_csc_convert_ctm()
698 if (crtc_state->hw.ctm) { in vlv_assign_csc()
720 const struct drm_color_ctm *ctm = crtc_state->hw.ctm->data; in chv_cgm_csc_convert_ctm() local
[all …]
H A Dintel_modeset_setup.c375 drm_property_replace_blob(&crtc_state->uapi.ctm, in intel_crtc_copy_hw_to_uapi_state()
376 crtc_state->hw.ctm); in intel_crtc_copy_hw_to_uapi_state()
H A Dintel_display_types.h969 struct drm_property_blob *degamma_lut, *gamma_lut, *ctm; member
H A Dintel_display.c4778 drm_property_replace_blob(&crtc_state->hw.ctm, in intel_crtc_copy_uapi_to_hw_state_nomodeset()
4779 crtc_state->uapi.ctm); in intel_crtc_copy_uapi_to_hw_state_nomodeset()
4816 drm_property_replace_blob(&secondary_crtc_state->hw.ctm, in copy_joiner_crtc_state_nomodeset()
4817 primary_crtc_state->hw.ctm); in copy_joiner_crtc_state_nomodeset()
/linux/drivers/gpu/drm/nouveau/dispnv50/
H A Dbase907c.c138 const struct drm_color_ctm *ctm) in base907c_csc() argument
150 *val = csc_drm_to_base(ctm->matrix[j * 3 + i]); in base907c_csc()
/linux/drivers/gpu/drm/
H A Ddrm_atomic_state_helper.c142 if (state->ctm) in __drm_atomic_helper_crtc_duplicate_state()
143 drm_property_blob_get(state->ctm); in __drm_atomic_helper_crtc_duplicate_state()
216 drm_property_blob_put(state->ctm); in __drm_atomic_helper_crtc_destroy_state()
H A Ddrm_color_mgmt.c332 replaced |= drm_property_replace_blob(&crtc_state->ctm, NULL); in drm_crtc_legacy_gamma_set()
H A Ddrm_atomic_uapi.c394 &state->ctm, in drm_atomic_crtc_set_property()
450 *val = (state->ctm) ? state->ctm->base.id : 0; in drm_atomic_crtc_get_property()
/linux/include/drm/
H A Ddrm_crtc.h262 struct drm_property_blob *ctm; member
/linux/Documentation/gpu/
H A Dkomeda-kms.rst357 Like set mode, gamma, ctm for KMS all target on CRTC-obj, but komeda needs
/linux/drivers/gpu/drm/arm/display/komeda/d71/
H A Dd71_component.c1072 if (crtc_st->ctm) { in d71_improc_update()

12