Home
last modified time | relevance | path

Searched refs:ctl1_base (Results 1 – 1 of 1) sorted by relevance

/linux/drivers/clk/nuvoton/
H A Dclk-ma35d1-pll.c72 void __iomem *ctl1_base; member
216 writel_relaxed(reg_ctl[1], pll->ctl1_base); in ma35d1_clk_pll_set_rate()
240 reg_ctl[1] = readl_relaxed(pll->ctl1_base); in ma35d1_clk_pll_recalc_rate()
272 reg_ctl[1] = readl_relaxed(pll->ctl1_base); in ma35d1_clk_pll_round_rate()
282 u32 val = readl_relaxed(pll->ctl1_base); in ma35d1_clk_pll_is_prepared()
292 val = readl_relaxed(pll->ctl1_base); in ma35d1_clk_pll_prepare()
294 writel_relaxed(val, pll->ctl1_base); in ma35d1_clk_pll_prepare()
303 val = readl_relaxed(pll->ctl1_base); in ma35d1_clk_pll_unprepare()
305 writel_relaxed(val, pll->ctl1_base); in ma35d1_clk_pll_unprepare()
338 pll->ctl1_base = base + REG_PLL_CTL1_OFFSET; in ma35d1_reg_clk_pll()