Home
last modified time | relevance | path

Searched refs:csr_ops (Results 1 – 17 of 17) sorted by relevance

/linux/drivers/crypto/intel/qat/qat_common/
H A Dadf_gen4_hw_csr_data.c193 void adf_gen4_init_hw_csr_ops(struct adf_hw_csr_ops *csr_ops) in adf_gen4_init_hw_csr_ops() argument
195 csr_ops->build_csr_ring_base_addr = build_csr_ring_base_addr; in adf_gen4_init_hw_csr_ops()
196 csr_ops->read_csr_ring_head = read_csr_ring_head; in adf_gen4_init_hw_csr_ops()
197 csr_ops->write_csr_ring_head = write_csr_ring_head; in adf_gen4_init_hw_csr_ops()
198 csr_ops->read_csr_ring_tail = read_csr_ring_tail; in adf_gen4_init_hw_csr_ops()
199 csr_ops->write_csr_ring_tail = write_csr_ring_tail; in adf_gen4_init_hw_csr_ops()
200 csr_ops->read_csr_stat = read_csr_stat; in adf_gen4_init_hw_csr_ops()
201 csr_ops->read_csr_uo_stat = read_csr_uo_stat; in adf_gen4_init_hw_csr_ops()
202 csr_ops->read_csr_e_stat = read_csr_e_stat; in adf_gen4_init_hw_csr_ops()
203 csr_ops->read_csr_ne_stat = read_csr_ne_stat; in adf_gen4_init_hw_csr_ops()
[all …]
H A Dadf_gen2_hw_csr_data.c84 void adf_gen2_init_hw_csr_ops(struct adf_hw_csr_ops *csr_ops) in adf_gen2_init_hw_csr_ops() argument
86 csr_ops->build_csr_ring_base_addr = build_csr_ring_base_addr; in adf_gen2_init_hw_csr_ops()
87 csr_ops->read_csr_ring_head = read_csr_ring_head; in adf_gen2_init_hw_csr_ops()
88 csr_ops->write_csr_ring_head = write_csr_ring_head; in adf_gen2_init_hw_csr_ops()
89 csr_ops->read_csr_ring_tail = read_csr_ring_tail; in adf_gen2_init_hw_csr_ops()
90 csr_ops->write_csr_ring_tail = write_csr_ring_tail; in adf_gen2_init_hw_csr_ops()
91 csr_ops->read_csr_e_stat = read_csr_e_stat; in adf_gen2_init_hw_csr_ops()
92 csr_ops->write_csr_ring_config = write_csr_ring_config; in adf_gen2_init_hw_csr_ops()
93 csr_ops->write_csr_ring_base = write_csr_ring_base; in adf_gen2_init_hw_csr_ops()
94 csr_ops->write_csr_int_flag = write_csr_int_flag; in adf_gen2_init_hw_csr_ops()
[all …]
H A Dadf_transport.c61 struct adf_hw_csr_ops *csr_ops = GET_CSR_OPS(bank->accel_dev); in adf_enable_ring_irq() local
66 csr_ops->write_csr_int_col_en(bank->csr_addr, bank->bank_number, in adf_enable_ring_irq()
68 csr_ops->write_csr_int_col_ctl(bank->csr_addr, bank->bank_number, in adf_enable_ring_irq()
74 struct adf_hw_csr_ops *csr_ops = GET_CSR_OPS(bank->accel_dev); in adf_disable_ring_irq() local
79 csr_ops->write_csr_int_col_en(bank->csr_addr, bank->bank_number, in adf_disable_ring_irq()
90 struct adf_hw_csr_ops *csr_ops = GET_CSR_OPS(ring->bank->accel_dev); in adf_send_message() local
104 csr_ops->write_csr_ring_tail(ring->bank->csr_addr, in adf_send_message()
114 struct adf_hw_csr_ops *csr_ops = GET_CSR_OPS(ring->bank->accel_dev); in adf_handle_response() local
129 csr_ops->write_csr_ring_head(ring->bank->csr_addr, in adf_handle_response()
138 struct adf_hw_csr_ops *csr_ops = GET_CSR_OPS(ring->bank->accel_dev); in adf_configure_tx_ring() local
[all …]
H A Dadf_transport_debug.c45 struct adf_hw_csr_ops *csr_ops = GET_CSR_OPS(bank->accel_dev); in adf_ring_show() local
51 head = csr_ops->read_csr_ring_head(csr, bank->bank_number, in adf_ring_show()
53 tail = csr_ops->read_csr_ring_tail(csr, bank->bank_number, in adf_ring_show()
55 empty = csr_ops->read_csr_e_stat(csr, bank->bank_number); in adf_ring_show()
148 struct adf_hw_csr_ops *csr_ops = GET_CSR_OPS(bank->accel_dev); in adf_bank_show() local
162 head = csr_ops->read_csr_ring_head(csr, bank->bank_number, in adf_bank_show()
164 tail = csr_ops->read_csr_ring_tail(csr, bank->bank_number, in adf_bank_show()
166 empty = csr_ops->read_csr_e_stat(csr, bank->bank_number); in adf_bank_show()
H A Dadf_gen4_hw_data.c411 struct adf_hw_csr_ops *csr_ops = GET_CSR_OPS(accel_dev); in adf_gen4_bank_quiesce_coal_timer() local
422 int_col_ctl = csr_ops->read_csr_int_col_ctl(csr_etr, bank_idx); in adf_gen4_bank_quiesce_coal_timer()
423 int_col_mask = csr_ops->get_int_col_ctl_enable_mask(); in adf_gen4_bank_quiesce_coal_timer()
427 int_col_en = csr_ops->read_csr_int_col_en(csr_etr, bank_idx); in adf_gen4_bank_quiesce_coal_timer()
430 e_stat = csr_ops->read_csr_e_stat(csr_etr, bank_idx); in adf_gen4_bank_quiesce_coal_timer()
635 struct adf_hw_csr_ops *csr_ops = GET_CSR_OPS(accel_dev); in adf_gen4_bank_state_save() local
643 bank_state_save(csr_ops, csr_base, bank_number, state, in adf_gen4_bank_state_save()
654 struct adf_hw_csr_ops *csr_ops = GET_CSR_OPS(accel_dev); in adf_gen4_bank_state_restore() local
663 ret = bank_state_restore(csr_ops, csr_base, bank_number, state, in adf_gen4_bank_state_restore()
H A Dadf_vf_isr.c136 struct adf_hw_csr_ops *csr_ops = &hw_data->csr_ops; in adf_isr() local
171 csr_ops->write_csr_int_flag_and_col(bank->csr_addr, in adf_isr()
H A Dadf_isr.c50 struct adf_hw_csr_ops *csr_ops = GET_CSR_OPS(bank->accel_dev); in adf_msix_isr_bundle() local
52 csr_ops->write_csr_int_flag_and_col(bank->csr_addr, bank->bank_number, in adf_msix_isr_bundle()
H A Dadf_gen2_hw_csr_data.h84 void adf_gen2_init_hw_csr_ops(struct adf_hw_csr_ops *csr_ops);
H A Dadf_accel_devices.h337 struct adf_hw_csr_ops csr_ops; member
397 #define GET_CSR_OPS(accel_dev) (&(accel_dev)->hw_device->csr_ops)
H A Dadf_gen4_hw_csr_data.h186 void adf_gen4_init_hw_csr_ops(struct adf_hw_csr_ops *csr_ops);
/linux/drivers/crypto/intel/qat/qat_c3xxxvf/
H A Dadf_c3xxxvf_hw_data.c95 adf_gen2_init_hw_csr_ops(&hw_data->csr_ops); in adf_init_hw_data_c3xxxiov()
/linux/drivers/crypto/intel/qat/qat_dh895xccvf/
H A Dadf_dh895xccvf_hw_data.c95 adf_gen2_init_hw_csr_ops(&hw_data->csr_ops); in adf_init_hw_data_dh895xcciov()
/linux/drivers/crypto/intel/qat/qat_c62xvf/
H A Dadf_c62xvf_hw_data.c95 adf_gen2_init_hw_csr_ops(&hw_data->csr_ops); in adf_init_hw_data_c62xiov()
/linux/drivers/crypto/intel/qat/qat_c62x/
H A Dadf_c62x_hw_data.c164 adf_gen2_init_hw_csr_ops(&hw_data->csr_ops); in adf_init_hw_data_c62x()
/linux/drivers/crypto/intel/qat/qat_c3xxx/
H A Dadf_c3xxx_hw_data.c162 adf_gen2_init_hw_csr_ops(&hw_data->csr_ops); in adf_init_hw_data_c3xxx()
/linux/drivers/crypto/intel/qat/qat_dh895xcc/
H A Dadf_dh895xcc_hw_data.c264 adf_gen2_init_hw_csr_ops(&hw_data->csr_ops); in adf_init_hw_data_dh895xcc()
/linux/drivers/net/ethernet/renesas/
H A Dravb_main.c63 u32 csr_ops = 1U << (opmode & CCC_OPC); in ravb_set_opmode() local
77 error = ravb_wait(ndev, CSR, CSR_OPS, csr_ops); in ravb_set_opmode()