Home
last modified time | relevance | path

Searched refs:compression_enable (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/i915/display/
H A Dintel_vdsc.c431 crtc_state->dsc.compression_enable = true; in intel_dsc_enable_on_crtc()
438 drm_WARN_ON(display->drm, crtc_state->dsc.compression_enable && in intel_dsc_enabled_on_link()
789 if (!crtc_state->dsc.compression_enable) in intel_dsc_dsi_pps_write()
809 if (!crtc_state->dsc.compression_enable) in intel_dsc_dp_pps_write()
864 if (crtc_state->joiner_pipes && !crtc_state->dsc.compression_enable) { in intel_uncompressed_joiner_enable()
883 if (!crtc_state->dsc.compression_enable) in intel_dsc_enable()
921 if (old_crtc_state->dsc.compression_enable || in intel_dsc_disable()
1093 crtc_state->dsc.compression_enable = dss_ctl2 & VDSC0_ENABLE; in intel_dsc_get_config()
1094 if (!crtc_state->dsc.compression_enable) in intel_dsc_get_config()
1123 if (!crtc_state->dsc.compression_enable) in intel_vdsc_state_dump()
[all …]
H A Dicl_dsi.c350 if (crtc_state->dsc.compression_enable) in afe_clk()
752 if (pipe_config->dsc.compression_enable) { in gen11_dsi_configure_transcoder()
898 if (is_vid_mode(intel_dsi) && crtc_state->dsc.compression_enable) { in gen11_dsi_set_transcoder_timings()
922 if (crtc_state->dsc.compression_enable) in gen11_dsi_set_transcoder_timings()
1768 if (crtc_state->dsc.compression_enable) { in gen11_dsi_initial_fastset_check()
H A Dintel_dp.c2426 crtc_state->dsc.compression_enable = false; in intel_dp_dsc_reset_config()
2825 int link_bpp_x16 = crtc_state->dsc.compression_enable ? in intel_dp_config_required_rate()
3444 if (crtc_state->dsc.compression_enable) { in intel_dp_compute_min_hblank()
3455 if (crtc_state->dsc.compression_enable) in intel_dp_compute_min_hblank()
3492 (crtc_state->dsc.compression_enable && in intel_dp_compute_min_hblank()
3566 if (pipe_config->dsc.compression_enable) in intel_dp_compute_config()
3817 if (!new_crtc_state->dsc.compression_enable) in intel_dp_sink_enable_decompression()
3848 if (!old_crtc_state->dsc.compression_enable) in intel_dp_sink_disable_decompression()
4023 if (crtc_state->dsc.compression_enable) { in intel_dp_initial_fastset_check()
6578 if (crtc_state && crtc_state->dsc.compression_enable) { in intel_dp_connector_sync_state()
[all …]
H A Dintel_psr.c1353 if (crtc_state->dsc.compression_enable && in psr2_granularity_check()
1581 if (crtc_state->dsc.compression_enable && in intel_psr2_config_valid()
2635 if (!crtc_state->dsc.compression_enable) in intel_psr2_program_trans_man_trk_ctl()
2718 if (crtc_state->dsc.compression_enable && in intel_psr2_sel_fetch_pipe_alignment()
H A Dintel_display_types.h1337 bool compression_enable; member
H A Dintel_display.c480 new_crtc_state->dsc.compression_enable) { in intel_enable_transcoder()
534 old_crtc_state->dsc.compression_enable) in intel_disable_transcoder()
2003 if (crtc_state->dsc.compression_enable) in get_crtc_power_domains()
5472 PIPE_CONF_CHECK_BOOL(dsc.compression_enable); in intel_pipe_config_compare()